URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x32.v] - Blame information for rev 443

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  Generic Single-Port Synchronous RAM                         ////
////                                                              ////
////  This file is part of memory library available from          ////
////  http://www.opencores.org/cvsweb.shtml/generic_memories/     ////
////                                                              ////
////  Description                                                 ////
////  This block is a wrapper with common single-port             ////
////  synchronous memory interface for different                  ////
////  types of ASIC and FPGA RAMs. Beside universal memory        ////
////  interface it also provides behavioral model of generic      ////
////  single-port synchronous RAM.                                ////
////  It should be used in all OPENCORES designs that want to be  ////
////  portable accross different target technologies and          ////
////  independent of target memory.                               ////
////                                                              ////
////  Supported ASIC RAMs are:                                    ////
////  - Artisan Single-Port Sync RAM                              ////
////  - Avant! Two-Port Sync RAM (*)                              ////
////  - Virage Single-Port Sync RAM                               ////
////  - Virtual Silicon Single-Port Sync RAM                      ////
////                                                              ////
////  Supported FPGA RAMs are:                                    ////
////  - Xilinx Virtex RAMB16                                      ////
////  - Xilinx Virtex RAMB4                                       ////
////  - Altera LPM                                                ////
////                                                              ////
////  To Do:                                                      ////
////   - xilinx rams need external tri-state logic                ////
////   - fix avant! two-port ram                                  ////
////   - add additional RAMs                                      ////
////                                                              ////
////  Author(s):                                                  ////
////      - Damjan Lampret, lampret@opencores.org                 ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: or1200_spram_2048x32.v,v $
// Revision 2.0  2010/06/30 11:00:00  ORSoC
// Minor update: 
// Coding style changed.
//
// Revision 1.10  2005/10/19 11:37:56  jcastillo
// Added support for RAMB16 Xilinx4/Spartan3 primitives
//
// Revision 1.9  2004/06/08 18:15:32  lampret
// Changed behavior of the simulation generic models
//
// Revision 1.8  2004/04/05 08:29:57  lampret
// Merged branch_qmem into main tree.
//
// Revision 1.4.4.1  2003/12/09 11:46:48  simons
// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.
//
// Revision 1.4  2003/04/07 01:19:07  lampret
// Added Altera LPM RAMs. Changed generic RAM output when OE inactive.
//
// Revision 1.3  2002/10/28 15:03:50  mohor
// Signal scanb_sen renamed to scanb_en.
//
// Revision 1.2  2002/10/17 20:04:40  lampret
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
//
// Revision 1.1  2002/01/03 08:16:15  lampret
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
//
// Revision 1.8  2001/11/02 18:57:14  lampret
// Modified virtual silicon instantiations.
//
// Revision 1.7  2001/10/21 17:57:16  lampret
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
//
// Revision 1.6  2001/10/14 13:12:09  lampret
// MP3 version.
//
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
// no message
//
// Revision 1.1  2001/08/09 13:39:33  lampret
// Major clean-up.
//
// Revision 1.2  2001/07/30 05:38:02  lampret
// Adding empty directories required by HDL coding guidelines
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "or1200_defines.v"
 
module or1200_spram_2048x32(
`ifdef OR1200_BIST
        // RAM BIST
        mbist_si_i, mbist_so_o, mbist_ctrl_i,
`endif
        // Generic synchronous single-port RAM interface
        clk, rst, ce, we, oe, addr, di, doq
);
 
//
// Default address and data buses width
//
parameter aw = 11;
parameter dw = 32;
 
`ifdef OR1200_BIST
//
// RAM BIST
//
input mbist_si_i;
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
output mbist_so_o;
`endif
 
//
// Generic synchronous single-port RAM interface
//
input                   clk;    // Clock
input                   rst;    // Reset
input                   ce;     // Chip enable input
input                   we;     // Write enable input
input                   oe;     // Output enable input
input   [aw-1:0] addr;   // address bus inputs
input   [dw-1:0] di;     // input data bus
output  [dw-1:0] doq;    // output data bus
 
//
// Internal wires and registers
//
 
`ifdef OR1200_ARTISAN_SSP
`else
`ifdef OR1200_VIRTUALSILICON_SSP
`else
`ifdef OR1200_BIST
assign mbist_so_o = mbist_si_i;
`endif
`endif
`endif
 
`ifdef OR1200_ARTISAN_SSP
 
//
// Instantiation of ASIC memory:
//
// Artisan Synchronous Single-Port RAM (ra1sh)
//
`ifdef UNUSED
art_hdsp_2048x32 #(dw, 1<<aw, aw) artisan_ssp(
`else
`ifdef OR1200_BIST
art_hssp_2048x32_bist artisan_ssp(
`else
art_hssp_2048x32 artisan_ssp(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i),
        .mbist_so_o(mbist_so_o),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
        .CLK(clk),
        .CEN(~ce),
        .WEN(~we),
        .A(addr),
        .D(di),
        .OEN(~oe),
        .Q(doq)
);
 
`else
 
`ifdef OR1200_AVANT_ATP
 
//
// Instantiation of ASIC memory:
//
// Avant! Asynchronous Two-Port RAM
//
avant_atp avant_atp(
        .web(~we),
        .reb(),
        .oeb(~oe),
        .rcsb(),
        .wcsb(),
        .ra(addr),
        .wa(addr),
        .di(di),
        .doq(doq)
);
 
`else
 
`ifdef OR1200_VIRAGE_SSP
 
//
// Instantiation of ASIC memory:
//
// Virage Synchronous 1-port R/W RAM
//
virage_ssp virage_ssp(
        .clk(clk),
        .adr(addr),
        .d(di),
        .we(we),
        .oe(oe),
        .me(ce),
        .q(doq)
);
 
`else
 
`ifdef OR1200_VIRTUALSILICON_SSP
 
//
// Instantiation of ASIC memory:
//
// Virtual Silicon Single-Port Synchronous SRAM
//
`ifdef UNUSED
vs_hdsp_2048x32 #(1<<aw, aw-1, dw-1) vs_ssp(
`else
`ifdef OR1200_BIST
vs_hdsp_2048x32_bist vs_ssp(
`else
vs_hdsp_2048x32 vs_ssp(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i),
        .mbist_so_o(mbist_so_o),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
        .CK(clk),
        .ADR(addr),
        .DI(di),
        .WEN(~we),
        .CEN(~ce),
        .OEN(~oe),
        .DOUT(doq)
);
 
`else
 
`ifdef OR1200_XILINX_RAMB4
 
//
// Instantiation of FPGA memory:
//
// Virtex/Spartan2
//
 
//
// Block 0
//
RAMB4_S2 ramb4_s2_0(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[1:0]),
        .EN(ce),
        .WE(we),
        .DO(doq[1:0])
);
 
//
// Block 1
//
RAMB4_S2 ramb4_s2_1(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[3:2]),
        .EN(ce),
        .WE(we),
        .DO(doq[3:2])
);
 
//
// Block 2
//
RAMB4_S2 ramb4_s2_2(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[5:4]),
        .EN(ce),
        .WE(we),
        .DO(doq[5:4])
);
 
//
// Block 3
//
RAMB4_S2 ramb4_s2_3(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[7:6]),
        .EN(ce),
        .WE(we),
        .DO(doq[7:6])
);
 
//
// Block 4
//
RAMB4_S2 ramb4_s2_4(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[9:8]),
        .EN(ce),
        .WE(we),
        .DO(doq[9:8])
);
 
//
// Block 5
//
RAMB4_S2 ramb4_s2_5(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[11:10]),
        .EN(ce),
        .WE(we),
        .DO(doq[11:10])
);
 
//
// Block 6
//
RAMB4_S2 ramb4_s2_6(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[13:12]),
        .EN(ce),
        .WE(we),
        .DO(doq[13:12])
);
 
//
// Block 7
//
RAMB4_S2 ramb4_s2_7(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[15:14]),
        .EN(ce),
        .WE(we),
        .DO(doq[15:14])
);
 
//
// Block 8
//
RAMB4_S2 ramb4_s2_8(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[17:16]),
        .EN(ce),
        .WE(we),
        .DO(doq[17:16])
);
 
//
// Block 9
//
RAMB4_S2 ramb4_s2_9(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[19:18]),
        .EN(ce),
        .WE(we),
        .DO(doq[19:18])
);
 
//
// Block 10
//
RAMB4_S2 ramb4_s2_10(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[21:20]),
        .EN(ce),
        .WE(we),
        .DO(doq[21:20])
);
 
//
// Block 11
//
RAMB4_S2 ramb4_s2_11(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[23:22]),
        .EN(ce),
        .WE(we),
        .DO(doq[23:22])
);
 
//
// Block 12
//
RAMB4_S2 ramb4_s2_12(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[25:24]),
        .EN(ce),
        .WE(we),
        .DO(doq[25:24])
);
 
//
// Block 13
//
RAMB4_S2 ramb4_s2_13(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[27:26]),
        .EN(ce),
        .WE(we),
        .DO(doq[27:26])
);
 
//
// Block 14
//
RAMB4_S2 ramb4_s2_14(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[29:28]),
        .EN(ce),
        .WE(we),
        .DO(doq[29:28])
);
 
//
// Block 15
//
RAMB4_S2 ramb4_s2_15(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[31:30]),
        .EN(ce),
        .WE(we),
        .DO(doq[31:30])
);
 
`else
 
`ifdef OR1200_XILINX_RAMB16
 
//
// Instantiation of FPGA memory:
//
// Virtex4/Spartan3E
//
// Added By Nir Mor
//
 
//
// Block 0
//
RAMB16_S9 ramb16_s9_0(
        .CLK(clk),
        .SSR(1'b0),
        .ADDR(addr),
        .DI(di[7:0]),
        .DIP(1'b0),
        .EN(ce),
        .WE(we),
        .DO(doq[7:0]),
        .DOP()
);
 
//
// Block 1
//
RAMB16_S9 ramb16_s9_1(
        .CLK(clk),
        .SSR(1'b0),
        .ADDR(addr),
        .DI(di[15:8]),
        .DIP(1'b0),
        .EN(ce),
        .WE(we),
        .DO(doq[15:8]),
        .DOP()
);
 
//
// Block 2
//
RAMB16_S9 ramb16_s9_2(
        .CLK(clk),
        .SSR(1'b0),
        .ADDR(addr),
        .DI(di[23:16]),
        .DIP(1'b0),
        .EN(ce),
        .WE(we),
        .DO(doq[23:16]),
        .DOP()
);
 
//
// Block 3
//
RAMB16_S9 ramb16_s9_3(
        .CLK(clk),
        .SSR(1'b0),
        .ADDR(addr),
        .DI(di[31:24]),
        .DIP(1'b0),
        .EN(ce),
        .WE(we),
        .DO(doq[31:24]),
        .DOP()
);
 
`else
 
`ifdef OR1200_ALTERA_LPM
 
//
// Instantiation of FPGA memory:
//
// Altera LPM
//
// Added By Jamil Khatib
//
 
wire    wr;
 
assign  wr = ce & we;
 
initial $display("Using Altera LPM.");
 
lpm_ram_dq lpm_ram_dq_component (
        .address(addr),
        .inclock(clk),
        .outclock(clk),
        .data(di),
        .we(wr),
        .q(doq)
);
 
defparam lpm_ram_dq_component.lpm_width = dw,
        lpm_ram_dq_component.lpm_widthad = aw,
        lpm_ram_dq_component.lpm_indata = "REGISTERED",
        lpm_ram_dq_component.lpm_address_control = "REGISTERED",
        lpm_ram_dq_component.lpm_outdata = "UNREGISTERED",
        lpm_ram_dq_component.lpm_hint = "USE_EAB=ON";
        // examplar attribute lpm_ram_dq_component NOOPT TRUE
 
`else
 
//
// Generic single-port synchronous RAM model
//
 
//
// Generic RAM's registers and wires
//
reg     [dw-1:0] mem [(1<<aw)-1:0];       // RAM content
reg     [aw-1:0] addr_reg;               // RAM address register
 
//
// Data output drivers
//
assign doq = (oe) ? mem[addr_reg] : {dw{1'b0}};
 
//
// RAM address register
//
always @(posedge clk or `OR1200_RST_EVENT rst)
        if (rst == `OR1200_RST_VALUE)
                addr_reg <=  {aw{1'b0}};
        else if (ce)
                addr_reg <=  addr;
 
//
// RAM write
//
always @(posedge clk)
        if (ce && we)
                mem[addr] <=  di;
 
`endif  // !OR1200_ALTERA_LPM
`endif  // !OR1200_XILINX_RAMB16
`endif  // !OR1200_XILINX_RAMB4
`endif  // !OR1200_VIRTUALSILICON_SSP
`endif  // !OR1200_VIRAGE_SSP
`endif  // !OR1200_AVANT_ATP
`endif  // !OR1200_ARTISAN_SSP
 
endmodule

Line No.	Rev	Author	Line
1	10	unneback	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// Generic Single-Port Synchronous RAM ////`
4			`//// ////`
5			`//// This file is part of memory library available from ////`
6			`//// http://www.opencores.org/cvsweb.shtml/generic_memories/ ////`
7			`//// ////`
8			`//// Description ////`
9			`//// This block is a wrapper with common single-port ////`
10			`//// synchronous memory interface for different ////`
11			`//// types of ASIC and FPGA RAMs. Beside universal memory ////`
12			`//// interface it also provides behavioral model of generic ////`
13			`//// single-port synchronous RAM. ////`
14			`//// It should be used in all OPENCORES designs that want to be ////`
15			`//// portable accross different target technologies and ////`
16			`//// independent of target memory. ////`
17			`//// ////`
18			`//// Supported ASIC RAMs are: ////`
19			`//// - Artisan Single-Port Sync RAM ////`
20			`//// - Avant! Two-Port Sync RAM (*) ////`
21			`//// - Virage Single-Port Sync RAM ////`
22			`//// - Virtual Silicon Single-Port Sync RAM ////`
23			`//// ////`
24			`//// Supported FPGA RAMs are: ////`
25			`//// - Xilinx Virtex RAMB16 ////`
26			`//// - Xilinx Virtex RAMB4 ////`
27			`//// - Altera LPM ////`
28			`//// ////`
29			`//// To Do: ////`
30			`//// - xilinx rams need external tri-state logic ////`
31			`//// - fix avant! two-port ram ////`
32			`//// - add additional RAMs ////`
33			`//// ////`
34			`//// Author(s): ////`
35			`//// - Damjan Lampret, lampret@opencores.org ////`
36			`//// ////`
37			`//////////////////////////////////////////////////////////////////////`
38			`//// ////`
39			`//// Copyright (C) 2000 Authors and OPENCORES.ORG ////`
40			`//// ////`
41			`//// This source file may be used and distributed without ////`
42			`//// restriction provided that this copyright statement is not ////`
43			`//// removed from the file and that any derivative work contains ////`
44			`//// the original copyright notice and the associated disclaimer. ////`
45			`//// ////`
46			`//// This source file is free software; you can redistribute it ////`
47			`//// and/or modify it under the terms of the GNU Lesser General ////`
48			`//// Public License as published by the Free Software Foundation; ////`
49			`//// either version 2.1 of the License, or (at your option) any ////`
50			`//// later version. ////`
51			`//// ////`
52			`//// This source is distributed in the hope that it will be ////`
53			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
54			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
55			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
56			`//// details. ////`
57			`//// ////`
58			`//// You should have received a copy of the GNU Lesser General ////`
59			`//// Public License along with this source; if not, download it ////`
60			`//// from http://www.opencores.org/lgpl.shtml ////`
61			`//// ////`
62			`//////////////////////////////////////////////////////////////////////`
63			`//`
64			`// CVS Revision History`
65			`//`
66	142	marcus.erl	`// $Log: or1200_spram_2048x32.v,v $`
67			`// Revision 2.0 2010/06/30 11:00:00 ORSoC`
68			`// Minor update:`
69			`// Coding style changed.`
70			`//`
71			`// Revision 1.10 2005/10/19 11:37:56 jcastillo`
72			`// Added support for RAMB16 Xilinx4/Spartan3 primitives`
73			`//`
74	10	unneback	`// Revision 1.9 2004/06/08 18:15:32 lampret`
75			`// Changed behavior of the simulation generic models`
76			`//`
77			`// Revision 1.8 2004/04/05 08:29:57 lampret`
78			`// Merged branch_qmem into main tree.`
79			`//`
80			`// Revision 1.4.4.1 2003/12/09 11:46:48 simons`
81			`// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.`
82			`//`
83			`// Revision 1.4 2003/04/07 01:19:07 lampret`
84			`// Added Altera LPM RAMs. Changed generic RAM output when OE inactive.`
85			`//`
86			`// Revision 1.3 2002/10/28 15:03:50 mohor`
87			`// Signal scanb_sen renamed to scanb_en.`
88			`//`
89			`// Revision 1.2 2002/10/17 20:04:40 lampret`
90			`// Added BIST scan. Special VS RAMs need to be used to implement BIST.`
91			`//`
92			`// Revision 1.1 2002/01/03 08:16:15 lampret`
93			`// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.`
94			`//`
95			`// Revision 1.8 2001/11/02 18:57:14 lampret`
96			`// Modified virtual silicon instantiations.`
97			`//`
98			`// Revision 1.7 2001/10/21 17:57:16 lampret`
99			`// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.`
100			`//`
101			`// Revision 1.6 2001/10/14 13:12:09 lampret`
102			`// MP3 version.`
103			`//`
104			`// Revision 1.1.1.1 2001/10/06 10:18:36 igorm`
105			`// no message`
106			`//`
107			`// Revision 1.1 2001/08/09 13:39:33 lampret`
108			`// Major clean-up.`
109			`//`
110			`// Revision 1.2 2001/07/30 05:38:02 lampret`
111			`// Adding empty directories required by HDL coding guidelines`
112			`//`
113			`//`
114
115			`// synopsys translate_off`
116			`include "timescale.v"
117			`// synopsys translate_on`
118			`include "or1200_defines.v"
119
120			`module or1200_spram_2048x32(`
121			`ifdef OR1200_BIST
122			`// RAM BIST`
123			`mbist_si_i, mbist_so_o, mbist_ctrl_i,`
124			`endif
125			`// Generic synchronous single-port RAM interface`
126			`clk, rst, ce, we, oe, addr, di, doq`
127			`);`
128
129			`//`
130			`// Default address and data buses width`
131			`//`
132			`parameter aw = 11;`
133			`parameter dw = 32;`
134
135			`ifdef OR1200_BIST
136			`//`
137			`// RAM BIST`
138			`//`
139			`input mbist_si_i;`
140			input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
141			`output mbist_so_o;`
142			`endif
143
144			`//`
145			`// Generic synchronous single-port RAM interface`
146			`//`
147			`input clk; // Clock`
148			`input rst; // Reset`
149			`input ce; // Chip enable input`
150			`input we; // Write enable input`
151			`input oe; // Output enable input`
152			`input [aw-1:0] addr; // address bus inputs`
153			`input [dw-1:0] di; // input data bus`
154			`output [dw-1:0] doq; // output data bus`
155
156			`//`
157			`// Internal wires and registers`
158			`//`
159
160			`ifdef OR1200_ARTISAN_SSP
161			`else
162			`ifdef OR1200_VIRTUALSILICON_SSP
163			`else
164			`ifdef OR1200_BIST
165			`assign mbist_so_o = mbist_si_i;`
166			`endif
167			`endif
168			`endif
169
170			`ifdef OR1200_ARTISAN_SSP
171
172			`//`
173			`// Instantiation of ASIC memory:`
174			`//`
175			`// Artisan Synchronous Single-Port RAM (ra1sh)`
176			`//`
177			`ifdef UNUSED
178			`art_hdsp_2048x32 #(dw, 1<<aw, aw) artisan_ssp(`
179			`else
180			`ifdef OR1200_BIST
181			`art_hssp_2048x32_bist artisan_ssp(`
182			`else
183			`art_hssp_2048x32 artisan_ssp(`
184			`endif
185			`endif
186			`ifdef OR1200_BIST
187			`// RAM BIST`
188			`.mbist_si_i(mbist_si_i),`
189			`.mbist_so_o(mbist_so_o),`
190			`.mbist_ctrl_i(mbist_ctrl_i),`
191			`endif
192			`.CLK(clk),`
193			`.CEN(~ce),`
194			`.WEN(~we),`
195			`.A(addr),`
196			`.D(di),`
197			`.OEN(~oe),`
198			`.Q(doq)`
199			`);`
200
201			`else
202
203			`ifdef OR1200_AVANT_ATP
204
205			`//`
206			`// Instantiation of ASIC memory:`
207			`//`
208			`// Avant! Asynchronous Two-Port RAM`
209			`//`
210			`avant_atp avant_atp(`
211			`.web(~we),`
212			`.reb(),`
213			`.oeb(~oe),`
214			`.rcsb(),`
215			`.wcsb(),`
216			`.ra(addr),`
217			`.wa(addr),`
218			`.di(di),`
219			`.doq(doq)`
220			`);`
221
222			`else
223
224			`ifdef OR1200_VIRAGE_SSP
225
226			`//`
227			`// Instantiation of ASIC memory:`
228			`//`
229			`// Virage Synchronous 1-port R/W RAM`
230			`//`
231			`virage_ssp virage_ssp(`
232			`.clk(clk),`
233			`.adr(addr),`
234			`.d(di),`
235			`.we(we),`
236			`.oe(oe),`
237			`.me(ce),`
238			`.q(doq)`
239			`);`
240
241			`else
242
243			`ifdef OR1200_VIRTUALSILICON_SSP
244
245			`//`
246			`// Instantiation of ASIC memory:`
247			`//`
248			`// Virtual Silicon Single-Port Synchronous SRAM`
249			`//`
250			`ifdef UNUSED
251			`vs_hdsp_2048x32 #(1<<aw, aw-1, dw-1) vs_ssp(`
252			`else
253			`ifdef OR1200_BIST
254			`vs_hdsp_2048x32_bist vs_ssp(`
255			`else
256			`vs_hdsp_2048x32 vs_ssp(`
257			`endif
258			`endif
259			`ifdef OR1200_BIST
260			`// RAM BIST`
261			`.mbist_si_i(mbist_si_i),`
262			`.mbist_so_o(mbist_so_o),`
263			`.mbist_ctrl_i(mbist_ctrl_i),`
264			`endif
265			`.CK(clk),`
266			`.ADR(addr),`
267			`.DI(di),`
268			`.WEN(~we),`
269			`.CEN(~ce),`
270			`.OEN(~oe),`
271			`.DOUT(doq)`
272			`);`
273
274			`else
275
276			`ifdef OR1200_XILINX_RAMB4
277
278			`//`
279			`// Instantiation of FPGA memory:`
280			`//`
281			`// Virtex/Spartan2`
282			`//`
283
284			`//`
285			`// Block 0`
286			`//`
287			`RAMB4_S2 ramb4_s2_0(`
288			`.CLK(clk),`
289	142	marcus.erl	`.RST(1'b0),`
290	10	unneback	`.ADDR(addr),`
291			`.DI(di[1:0]),`
292			`.EN(ce),`
293			`.WE(we),`
294			`.DO(doq[1:0])`
295			`);`
296
297			`//`
298			`// Block 1`
299			`//`
300			`RAMB4_S2 ramb4_s2_1(`
301			`.CLK(clk),`
302	142	marcus.erl	`.RST(1'b0),`
303	10	unneback	`.ADDR(addr),`
304			`.DI(di[3:2]),`
305			`.EN(ce),`
306			`.WE(we),`
307			`.DO(doq[3:2])`
308			`);`
309
310			`//`
311			`// Block 2`
312			`//`
313			`RAMB4_S2 ramb4_s2_2(`
314			`.CLK(clk),`
315	142	marcus.erl	`.RST(1'b0),`
316	10	unneback	`.ADDR(addr),`
317			`.DI(di[5:4]),`
318			`.EN(ce),`
319			`.WE(we),`
320			`.DO(doq[5:4])`
321			`);`
322
323			`//`
324			`// Block 3`
325			`//`
326			`RAMB4_S2 ramb4_s2_3(`
327			`.CLK(clk),`
328	142	marcus.erl	`.RST(1'b0),`
329	10	unneback	`.ADDR(addr),`
330			`.DI(di[7:6]),`
331			`.EN(ce),`
332			`.WE(we),`
333			`.DO(doq[7:6])`
334			`);`
335
336			`//`
337			`// Block 4`
338			`//`
339			`RAMB4_S2 ramb4_s2_4(`
340			`.CLK(clk),`
341	142	marcus.erl	`.RST(1'b0),`
342	10	unneback	`.ADDR(addr),`
343			`.DI(di[9:8]),`
344			`.EN(ce),`
345			`.WE(we),`
346			`.DO(doq[9:8])`
347			`);`
348
349			`//`
350			`// Block 5`
351			`//`
352			`RAMB4_S2 ramb4_s2_5(`
353			`.CLK(clk),`
354	142	marcus.erl	`.RST(1'b0),`
355	10	unneback	`.ADDR(addr),`
356			`.DI(di[11:10]),`
357			`.EN(ce),`
358			`.WE(we),`
359			`.DO(doq[11:10])`
360			`);`
361
362			`//`
363			`// Block 6`
364			`//`
365			`RAMB4_S2 ramb4_s2_6(`
366			`.CLK(clk),`
367	142	marcus.erl	`.RST(1'b0),`
368	10	unneback	`.ADDR(addr),`
369			`.DI(di[13:12]),`
370			`.EN(ce),`
371			`.WE(we),`
372			`.DO(doq[13:12])`
373			`);`
374
375			`//`
376			`// Block 7`
377			`//`
378			`RAMB4_S2 ramb4_s2_7(`
379			`.CLK(clk),`
380	142	marcus.erl	`.RST(1'b0),`
381	10	unneback	`.ADDR(addr),`
382			`.DI(di[15:14]),`
383			`.EN(ce),`
384			`.WE(we),`
385			`.DO(doq[15:14])`
386			`);`
387
388			`//`
389			`// Block 8`
390			`//`
391			`RAMB4_S2 ramb4_s2_8(`
392			`.CLK(clk),`
393	142	marcus.erl	`.RST(1'b0),`
394	10	unneback	`.ADDR(addr),`
395			`.DI(di[17:16]),`
396			`.EN(ce),`
397			`.WE(we),`
398			`.DO(doq[17:16])`
399			`);`
400
401			`//`
402			`// Block 9`
403			`//`
404			`RAMB4_S2 ramb4_s2_9(`
405			`.CLK(clk),`
406	142	marcus.erl	`.RST(1'b0),`
407	10	unneback	`.ADDR(addr),`
408			`.DI(di[19:18]),`
409			`.EN(ce),`
410			`.WE(we),`
411			`.DO(doq[19:18])`
412			`);`
413
414			`//`
415			`// Block 10`
416			`//`
417			`RAMB4_S2 ramb4_s2_10(`
418			`.CLK(clk),`
419	142	marcus.erl	`.RST(1'b0),`
420	10	unneback	`.ADDR(addr),`
421			`.DI(di[21:20]),`
422			`.EN(ce),`
423			`.WE(we),`
424			`.DO(doq[21:20])`
425			`);`
426
427			`//`
428			`// Block 11`
429			`//`
430			`RAMB4_S2 ramb4_s2_11(`
431			`.CLK(clk),`
432	142	marcus.erl	`.RST(1'b0),`
433	10	unneback	`.ADDR(addr),`
434			`.DI(di[23:22]),`
435			`.EN(ce),`
436			`.WE(we),`
437			`.DO(doq[23:22])`
438			`);`
439
440			`//`
441			`// Block 12`
442			`//`
443			`RAMB4_S2 ramb4_s2_12(`
444			`.CLK(clk),`
445	142	marcus.erl	`.RST(1'b0),`
446	10	unneback	`.ADDR(addr),`
447			`.DI(di[25:24]),`
448			`.EN(ce),`
449			`.WE(we),`
450			`.DO(doq[25:24])`
451			`);`
452
453			`//`
454			`// Block 13`
455			`//`
456			`RAMB4_S2 ramb4_s2_13(`
457			`.CLK(clk),`
458	142	marcus.erl	`.RST(1'b0),`
459	10	unneback	`.ADDR(addr),`
460			`.DI(di[27:26]),`
461			`.EN(ce),`
462			`.WE(we),`
463			`.DO(doq[27:26])`
464			`);`
465
466			`//`
467			`// Block 14`
468			`//`
469			`RAMB4_S2 ramb4_s2_14(`
470			`.CLK(clk),`
471	142	marcus.erl	`.RST(1'b0),`
472	10	unneback	`.ADDR(addr),`
473			`.DI(di[29:28]),`
474			`.EN(ce),`
475			`.WE(we),`
476			`.DO(doq[29:28])`
477			`);`
478
479			`//`
480			`// Block 15`
481			`//`
482			`RAMB4_S2 ramb4_s2_15(`
483			`.CLK(clk),`
484	142	marcus.erl	`.RST(1'b0),`
485	10	unneback	`.ADDR(addr),`
486			`.DI(di[31:30]),`
487			`.EN(ce),`
488			`.WE(we),`
489			`.DO(doq[31:30])`
490			`);`
491
492			`else
493
494			`ifdef OR1200_XILINX_RAMB16
495
496			`//`
497			`// Instantiation of FPGA memory:`
498			`//`
499			`// Virtex4/Spartan3E`
500			`//`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x32.v] - Blame information for rev 443