OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x32.v] - Blame information for rev 146

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 10 unneback
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  Generic Single-Port Synchronous RAM                         ////
4
////                                                              ////
5
////  This file is part of memory library available from          ////
6
////  http://www.opencores.org/cvsweb.shtml/generic_memories/     ////
7
////                                                              ////
8
////  Description                                                 ////
9
////  This block is a wrapper with common single-port             ////
10
////  synchronous memory interface for different                  ////
11
////  types of ASIC and FPGA RAMs. Beside universal memory        ////
12
////  interface it also provides behavioral model of generic      ////
13
////  single-port synchronous RAM.                                ////
14
////  It should be used in all OPENCORES designs that want to be  ////
15
////  portable accross different target technologies and          ////
16
////  independent of target memory.                               ////
17
////                                                              ////
18
////  Supported ASIC RAMs are:                                    ////
19
////  - Artisan Single-Port Sync RAM                              ////
20
////  - Avant! Two-Port Sync RAM (*)                              ////
21
////  - Virage Single-Port Sync RAM                               ////
22
////  - Virtual Silicon Single-Port Sync RAM                      ////
23
////                                                              ////
24
////  Supported FPGA RAMs are:                                    ////
25
////  - Xilinx Virtex RAMB16                                      ////
26
////  - Xilinx Virtex RAMB4                                       ////
27
////  - Altera LPM                                                ////
28
////                                                              ////
29
////  To Do:                                                      ////
30
////   - xilinx rams need external tri-state logic                ////
31
////   - fix avant! two-port ram                                  ////
32
////   - add additional RAMs                                      ////
33
////                                                              ////
34
////  Author(s):                                                  ////
35
////      - Damjan Lampret, lampret@opencores.org                 ////
36
////                                                              ////
37
//////////////////////////////////////////////////////////////////////
38
////                                                              ////
39
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
40
////                                                              ////
41
//// This source file may be used and distributed without         ////
42
//// restriction provided that this copyright statement is not    ////
43
//// removed from the file and that any derivative work contains  ////
44
//// the original copyright notice and the associated disclaimer. ////
45
////                                                              ////
46
//// This source file is free software; you can redistribute it   ////
47
//// and/or modify it under the terms of the GNU Lesser General   ////
48
//// Public License as published by the Free Software Foundation; ////
49
//// either version 2.1 of the License, or (at your option) any   ////
50
//// later version.                                               ////
51
////                                                              ////
52
//// This source is distributed in the hope that it will be       ////
53
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
54
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
55
//// PURPOSE.  See the GNU Lesser General Public License for more ////
56
//// details.                                                     ////
57
////                                                              ////
58
//// You should have received a copy of the GNU Lesser General    ////
59
//// Public License along with this source; if not, download it   ////
60
//// from http://www.opencores.org/lgpl.shtml                     ////
61
////                                                              ////
62
//////////////////////////////////////////////////////////////////////
63
//
64
// CVS Revision History
65
//
66 142 marcus.erl
// $Log: or1200_spram_2048x32.v,v $
67
// Revision 2.0  2010/06/30 11:00:00  ORSoC
68
// Minor update: 
69
// Coding style changed.
70
//
71
// Revision 1.10  2005/10/19 11:37:56  jcastillo
72
// Added support for RAMB16 Xilinx4/Spartan3 primitives
73
//
74 10 unneback
// Revision 1.9  2004/06/08 18:15:32  lampret
75
// Changed behavior of the simulation generic models
76
//
77
// Revision 1.8  2004/04/05 08:29:57  lampret
78
// Merged branch_qmem into main tree.
79
//
80
// Revision 1.4.4.1  2003/12/09 11:46:48  simons
81
// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.
82
//
83
// Revision 1.4  2003/04/07 01:19:07  lampret
84
// Added Altera LPM RAMs. Changed generic RAM output when OE inactive.
85
//
86
// Revision 1.3  2002/10/28 15:03:50  mohor
87
// Signal scanb_sen renamed to scanb_en.
88
//
89
// Revision 1.2  2002/10/17 20:04:40  lampret
90
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
91
//
92
// Revision 1.1  2002/01/03 08:16:15  lampret
93
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
94
//
95
// Revision 1.8  2001/11/02 18:57:14  lampret
96
// Modified virtual silicon instantiations.
97
//
98
// Revision 1.7  2001/10/21 17:57:16  lampret
99
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
100
//
101
// Revision 1.6  2001/10/14 13:12:09  lampret
102
// MP3 version.
103
//
104
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
105
// no message
106
//
107
// Revision 1.1  2001/08/09 13:39:33  lampret
108
// Major clean-up.
109
//
110
// Revision 1.2  2001/07/30 05:38:02  lampret
111
// Adding empty directories required by HDL coding guidelines
112
//
113
//
114
 
115
// synopsys translate_off
116
`include "timescale.v"
117
// synopsys translate_on
118
`include "or1200_defines.v"
119
 
120
module or1200_spram_2048x32(
121
`ifdef OR1200_BIST
122
        // RAM BIST
123
        mbist_si_i, mbist_so_o, mbist_ctrl_i,
124
`endif
125
        // Generic synchronous single-port RAM interface
126
        clk, rst, ce, we, oe, addr, di, doq
127
);
128
 
129
//
130
// Default address and data buses width
131
//
132
parameter aw = 11;
133
parameter dw = 32;
134
 
135
`ifdef OR1200_BIST
136
//
137
// RAM BIST
138
//
139
input mbist_si_i;
140
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
141
output mbist_so_o;
142
`endif
143
 
144
//
145
// Generic synchronous single-port RAM interface
146
//
147
input                   clk;    // Clock
148
input                   rst;    // Reset
149
input                   ce;     // Chip enable input
150
input                   we;     // Write enable input
151
input                   oe;     // Output enable input
152
input   [aw-1:0] addr;   // address bus inputs
153
input   [dw-1:0] di;     // input data bus
154
output  [dw-1:0] doq;    // output data bus
155
 
156
//
157
// Internal wires and registers
158
//
159
 
160
`ifdef OR1200_ARTISAN_SSP
161
`else
162
`ifdef OR1200_VIRTUALSILICON_SSP
163
`else
164
`ifdef OR1200_BIST
165
assign mbist_so_o = mbist_si_i;
166
`endif
167
`endif
168
`endif
169
 
170
`ifdef OR1200_ARTISAN_SSP
171
 
172
//
173
// Instantiation of ASIC memory:
174
//
175
// Artisan Synchronous Single-Port RAM (ra1sh)
176
//
177
`ifdef UNUSED
178
art_hdsp_2048x32 #(dw, 1<<aw, aw) artisan_ssp(
179
`else
180
`ifdef OR1200_BIST
181
art_hssp_2048x32_bist artisan_ssp(
182
`else
183
art_hssp_2048x32 artisan_ssp(
184
`endif
185
`endif
186
`ifdef OR1200_BIST
187
        // RAM BIST
188
        .mbist_si_i(mbist_si_i),
189
        .mbist_so_o(mbist_so_o),
190
        .mbist_ctrl_i(mbist_ctrl_i),
191
`endif
192
        .CLK(clk),
193
        .CEN(~ce),
194
        .WEN(~we),
195
        .A(addr),
196
        .D(di),
197
        .OEN(~oe),
198
        .Q(doq)
199
);
200
 
201
`else
202
 
203
`ifdef OR1200_AVANT_ATP
204
 
205
//
206
// Instantiation of ASIC memory:
207
//
208
// Avant! Asynchronous Two-Port RAM
209
//
210
avant_atp avant_atp(
211
        .web(~we),
212
        .reb(),
213
        .oeb(~oe),
214
        .rcsb(),
215
        .wcsb(),
216
        .ra(addr),
217
        .wa(addr),
218
        .di(di),
219
        .doq(doq)
220
);
221
 
222
`else
223
 
224
`ifdef OR1200_VIRAGE_SSP
225
 
226
//
227
// Instantiation of ASIC memory:
228
//
229
// Virage Synchronous 1-port R/W RAM
230
//
231
virage_ssp virage_ssp(
232
        .clk(clk),
233
        .adr(addr),
234
        .d(di),
235
        .we(we),
236
        .oe(oe),
237
        .me(ce),
238
        .q(doq)
239
);
240
 
241
`else
242
 
243
`ifdef OR1200_VIRTUALSILICON_SSP
244
 
245
//
246
// Instantiation of ASIC memory:
247
//
248
// Virtual Silicon Single-Port Synchronous SRAM
249
//
250
`ifdef UNUSED
251
vs_hdsp_2048x32 #(1<<aw, aw-1, dw-1) vs_ssp(
252
`else
253
`ifdef OR1200_BIST
254
vs_hdsp_2048x32_bist vs_ssp(
255
`else
256
vs_hdsp_2048x32 vs_ssp(
257
`endif
258
`endif
259
`ifdef OR1200_BIST
260
        // RAM BIST
261
        .mbist_si_i(mbist_si_i),
262
        .mbist_so_o(mbist_so_o),
263
        .mbist_ctrl_i(mbist_ctrl_i),
264
`endif
265
        .CK(clk),
266
        .ADR(addr),
267
        .DI(di),
268
        .WEN(~we),
269
        .CEN(~ce),
270
        .OEN(~oe),
271
        .DOUT(doq)
272
);
273
 
274
`else
275
 
276
`ifdef OR1200_XILINX_RAMB4
277
 
278
//
279
// Instantiation of FPGA memory:
280
//
281
// Virtex/Spartan2
282
//
283
 
284
//
285
// Block 0
286
//
287
RAMB4_S2 ramb4_s2_0(
288
        .CLK(clk),
289 142 marcus.erl
        .RST(1'b0),
290 10 unneback
        .ADDR(addr),
291
        .DI(di[1:0]),
292
        .EN(ce),
293
        .WE(we),
294
        .DO(doq[1:0])
295
);
296
 
297
//
298
// Block 1
299
//
300
RAMB4_S2 ramb4_s2_1(
301
        .CLK(clk),
302 142 marcus.erl
        .RST(1'b0),
303 10 unneback
        .ADDR(addr),
304
        .DI(di[3:2]),
305
        .EN(ce),
306
        .WE(we),
307
        .DO(doq[3:2])
308
);
309
 
310
//
311
// Block 2
312
//
313
RAMB4_S2 ramb4_s2_2(
314
        .CLK(clk),
315 142 marcus.erl
        .RST(1'b0),
316 10 unneback
        .ADDR(addr),
317
        .DI(di[5:4]),
318
        .EN(ce),
319
        .WE(we),
320
        .DO(doq[5:4])
321
);
322
 
323
//
324
// Block 3
325
//
326
RAMB4_S2 ramb4_s2_3(
327
        .CLK(clk),
328 142 marcus.erl
        .RST(1'b0),
329 10 unneback
        .ADDR(addr),
330
        .DI(di[7:6]),
331
        .EN(ce),
332
        .WE(we),
333
        .DO(doq[7:6])
334
);
335
 
336
//
337
// Block 4
338
//
339
RAMB4_S2 ramb4_s2_4(
340
        .CLK(clk),
341 142 marcus.erl
        .RST(1'b0),
342 10 unneback
        .ADDR(addr),
343
        .DI(di[9:8]),
344
        .EN(ce),
345
        .WE(we),
346
        .DO(doq[9:8])
347
);
348
 
349
//
350
// Block 5
351
//
352
RAMB4_S2 ramb4_s2_5(
353
        .CLK(clk),
354 142 marcus.erl
        .RST(1'b0),
355 10 unneback
        .ADDR(addr),
356
        .DI(di[11:10]),
357
        .EN(ce),
358
        .WE(we),
359
        .DO(doq[11:10])
360
);
361
 
362
//
363
// Block 6
364
//
365
RAMB4_S2 ramb4_s2_6(
366
        .CLK(clk),
367 142 marcus.erl
        .RST(1'b0),
368 10 unneback
        .ADDR(addr),
369
        .DI(di[13:12]),
370
        .EN(ce),
371
        .WE(we),
372
        .DO(doq[13:12])
373
);
374
 
375
//
376
// Block 7
377
//
378
RAMB4_S2 ramb4_s2_7(
379
        .CLK(clk),
380 142 marcus.erl
        .RST(1'b0),
381 10 unneback
        .ADDR(addr),
382
        .DI(di[15:14]),
383
        .EN(ce),
384
        .WE(we),
385
        .DO(doq[15:14])
386
);
387
 
388
//
389
// Block 8
390
//
391
RAMB4_S2 ramb4_s2_8(
392
        .CLK(clk),
393 142 marcus.erl
        .RST(1'b0),
394 10 unneback
        .ADDR(addr),
395
        .DI(di[17:16]),
396
        .EN(ce),
397
        .WE(we),
398
        .DO(doq[17:16])
399
);
400
 
401
//
402
// Block 9
403
//
404
RAMB4_S2 ramb4_s2_9(
405
        .CLK(clk),
406 142 marcus.erl
        .RST(1'b0),
407 10 unneback
        .ADDR(addr),
408
        .DI(di[19:18]),
409
        .EN(ce),
410
        .WE(we),
411
        .DO(doq[19:18])
412
);
413
 
414
//
415
// Block 10
416
//
417
RAMB4_S2 ramb4_s2_10(
418
        .CLK(clk),
419 142 marcus.erl
        .RST(1'b0),
420 10 unneback
        .ADDR(addr),
421
        .DI(di[21:20]),
422
        .EN(ce),
423
        .WE(we),
424
        .DO(doq[21:20])
425
);
426
 
427
//
428
// Block 11
429
//
430
RAMB4_S2 ramb4_s2_11(
431
        .CLK(clk),
432 142 marcus.erl
        .RST(1'b0),
433 10 unneback
        .ADDR(addr),
434
        .DI(di[23:22]),
435
        .EN(ce),
436
        .WE(we),
437
        .DO(doq[23:22])
438
);
439
 
440
//
441
// Block 12
442
//
443
RAMB4_S2 ramb4_s2_12(
444
        .CLK(clk),
445 142 marcus.erl
        .RST(1'b0),
446 10 unneback
        .ADDR(addr),
447
        .DI(di[25:24]),
448
        .EN(ce),
449
        .WE(we),
450
        .DO(doq[25:24])
451
);
452
 
453
//
454
// Block 13
455
//
456
RAMB4_S2 ramb4_s2_13(
457
        .CLK(clk),
458 142 marcus.erl
        .RST(1'b0),
459 10 unneback
        .ADDR(addr),
460
        .DI(di[27:26]),
461
        .EN(ce),
462
        .WE(we),
463
        .DO(doq[27:26])
464
);
465
 
466
//
467
// Block 14
468
//
469
RAMB4_S2 ramb4_s2_14(
470
        .CLK(clk),
471 142 marcus.erl
        .RST(1'b0),
472 10 unneback
        .ADDR(addr),
473
        .DI(di[29:28]),
474
        .EN(ce),
475
        .WE(we),
476
        .DO(doq[29:28])
477
);
478
 
479
//
480
// Block 15
481
//
482
RAMB4_S2 ramb4_s2_15(
483
        .CLK(clk),
484 142 marcus.erl
        .RST(1'b0),
485 10 unneback
        .ADDR(addr),
486
        .DI(di[31:30]),
487
        .EN(ce),
488
        .WE(we),
489
        .DO(doq[31:30])
490
);
491
 
492
`else
493
 
494
`ifdef OR1200_XILINX_RAMB16
495
 
496
//
497
// Instantiation of FPGA memory:
498
//
499
// Virtex4/Spartan3E
500
//
501
// Added By Nir Mor
502
//
503
 
504
//
505
// Block 0
506
//
507
RAMB16_S9 ramb16_s9_0(
508
        .CLK(clk),
509 142 marcus.erl
        .SSR(1'b0),
510 10 unneback
        .ADDR(addr),
511
        .DI(di[7:0]),
512
        .DIP(1'b0),
513
        .EN(ce),
514
        .WE(we),
515
        .DO(doq[7:0]),
516
        .DOP()
517
);
518
 
519
//
520
// Block 1
521
//
522
RAMB16_S9 ramb16_s9_1(
523
        .CLK(clk),
524 142 marcus.erl
        .SSR(1'b0),
525 10 unneback
        .ADDR(addr),
526
        .DI(di[15:8]),
527
        .DIP(1'b0),
528
        .EN(ce),
529
        .WE(we),
530
        .DO(doq[15:8]),
531
        .DOP()
532
);
533
 
534
//
535
// Block 2
536
//
537
RAMB16_S9 ramb16_s9_2(
538
        .CLK(clk),
539 142 marcus.erl
        .SSR(1'b0),
540 10 unneback
        .ADDR(addr),
541
        .DI(di[23:16]),
542
        .DIP(1'b0),
543
        .EN(ce),
544
        .WE(we),
545
        .DO(doq[23:16]),
546
        .DOP()
547
);
548
 
549
//
550
// Block 3
551
//
552
RAMB16_S9 ramb16_s9_3(
553
        .CLK(clk),
554 142 marcus.erl
        .SSR(1'b0),
555 10 unneback
        .ADDR(addr),
556
        .DI(di[31:24]),
557
        .DIP(1'b0),
558
        .EN(ce),
559
        .WE(we),
560
        .DO(doq[31:24]),
561
        .DOP()
562
);
563
 
564
`else
565
 
566
`ifdef OR1200_ALTERA_LPM
567
 
568
//
569
// Instantiation of FPGA memory:
570
//
571
// Altera LPM
572
//
573
// Added By Jamil Khatib
574
//
575
 
576
wire    wr;
577
 
578
assign  wr = ce & we;
579
 
580
initial $display("Using Altera LPM.");
581
 
582
lpm_ram_dq lpm_ram_dq_component (
583
        .address(addr),
584
        .inclock(clk),
585
        .outclock(clk),
586
        .data(di),
587
        .we(wr),
588
        .q(doq)
589
);
590
 
591
defparam lpm_ram_dq_component.lpm_width = dw,
592
        lpm_ram_dq_component.lpm_widthad = aw,
593
        lpm_ram_dq_component.lpm_indata = "REGISTERED",
594
        lpm_ram_dq_component.lpm_address_control = "REGISTERED",
595
        lpm_ram_dq_component.lpm_outdata = "UNREGISTERED",
596
        lpm_ram_dq_component.lpm_hint = "USE_EAB=ON";
597
        // examplar attribute lpm_ram_dq_component NOOPT TRUE
598
 
599
`else
600
 
601
//
602
// Generic single-port synchronous RAM model
603
//
604
 
605
//
606
// Generic RAM's registers and wires
607
//
608
reg     [dw-1:0] mem [(1<<aw)-1:0];       // RAM content
609
reg     [aw-1:0] addr_reg;               // RAM address register
610
 
611
//
612
// Data output drivers
613
//
614
assign doq = (oe) ? mem[addr_reg] : {dw{1'b0}};
615
 
616
//
617
// RAM address register
618
//
619
always @(posedge clk or posedge rst)
620
        if (rst)
621
                addr_reg <= #1 {aw{1'b0}};
622
        else if (ce)
623
                addr_reg <= #1 addr;
624
 
625
//
626
// RAM write
627
//
628
always @(posedge clk)
629
        if (ce && we)
630
                mem[addr] <= #1 di;
631
 
632
`endif  // !OR1200_ALTERA_LPM
633
`endif  // !OR1200_XILINX_RAMB16
634
`endif  // !OR1200_XILINX_RAMB4
635
`endif  // !OR1200_VIRTUALSILICON_SSP
636
`endif  // !OR1200_VIRAGE_SSP
637
`endif  // !OR1200_AVANT_ATP
638
`endif  // !OR1200_ARTISAN_SSP
639
 
640
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.