URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x32_bw.v] - Blame information for rev 611

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  Generic Single-Port Synchronous RAM with byte write signals ////
////                                                              ////
////  This file is part of memory library available from          ////
////  http://www.opencores.org/cvsweb.shtml/generic_memories/     ////
////                                                              ////
////  Description                                                 ////
////  This block is a wrapper with common single-port             ////
////  synchronous memory interface for different                  ////
////  types of ASIC and FPGA RAMs. Beside universal memory        ////
////  interface it also provides behavioral model of generic      ////
////  single-port synchronous RAM.                                ////
////  It should be used in all OPENCORES designs that want to be  ////
////  portable accross different target technologies and          ////
////  independent of target memory.                               ////
////                                                              ////
////  Supported ASIC RAMs are:                                    ////
////  - Artisan Single-Port Sync RAM                              ////
////  - Avant! Two-Port Sync RAM (*)                              ////
////  - Virage Single-Port Sync RAM                               ////
////  - Virtual Silicon Single-Port Sync RAM                      ////
////                                                              ////
////  Supported FPGA RAMs are:                                    ////
////  - Xilinx Virtex RAMB16                                      ////
////  - Xilinx Virtex RAMB4                                       ////
////                                                              ////
////  To Do:                                                      ////
////   - xilinx rams need external tri-state logic                ////
////   - fix avant! two-port ram                                  ////
////   - add additional RAMs                                      ////
////                                                              ////
////  Author(s):                                                  ////
////      - Damjan Lampret, lampret@opencores.org                 ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: or1200_spram_2048x32_bw.v,v $
// Revision 2.0  2010/06/30 11:00:00  ORSoC
// Minor update: 
// Coding style changed.
//
// Revision 1.5  2005/10/19 11:37:56  jcastillo
// Added support for RAMB16 Xilinx4/Spartan3 primitives
//
// Revision 1.4  2004/06/08 18:15:32  lampret
// Changed behavior of the simulation generic models
//
// Revision 1.3  2003/10/17 07:59:44  markom
// mbist signals updated according to newest convention
//
// Revision 1.2  2003/09/12 09:03:54  dries
// correct all the syntax errors
//
// Revision 1.1  2003/08/26 09:37:02  simons
// Added support for rams with byte write access.
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "or1200_defines.v"
 
module or1200_spram_2048x32_bw(
`ifdef OR1200_BIST
        // RAM BIST
        mbist_si_i, mbist_so_o, mbist_ctrl_i,
`endif
        // Generic synchronous single-port RAM interface
        clk, rst, ce, we, oe, addr, di, doq
);
 
`ifdef OR1200_BIST
//
// RAM BIST
//
input                   mbist_si_i;
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;       // bist chain shift control
output                  mbist_so_o;
`endif
 
//
// Generic synchronous single-port RAM interface
//
input                   clk;    // Clock
input                   rst;    // Reset
input                   ce;     // Chip enable input
input   [3:0]           we;     // Write enable input
input                   oe;     // Output enable input
input   [10:0]          addr;   // address bus inputs
input   [31:0]          di;     // input data bus
output  [31:0]          doq;     // output data bus
 
//
// Internal wires and registers
//
 
`ifdef OR1200_ARTISAN_SSP
`else
`ifdef OR1200_VIRTUALSILICON_SSP
`else
`ifdef OR1200_BIST
assign mbist_so_o = mbist_si_i;
`endif
`endif
`endif
 
 
`ifdef OR1200_ARTISAN_SSP
 
//
// Instantiation of ASIC memory:
//
// Artisan Synchronous Single-Port RAM (ra1sh)
//
`ifdef UNUSED
art_hssp_2048x32_bw artisan_ssp(
`else
`ifdef OR1200_BIST
art_hssp_2048x32_bw_bist artisan_ssp(
`else
art_hssp_2048x32_bw artisan_ssp(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i),
        .mbist_so_o(mbist_so_o),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
        .CLK(clk),
        .CEN(~ce),
        .WEN(~we),
        .A(addr),
        .D(di),
        .OEN(~oe),
        .Q(doq)
);
 
`else
 
`ifdef OR1200_AVANT_ATP
 
//
// Instantiation of ASIC memory:
//
// Avant! Asynchronous Two-Port RAM
//
avant_atp avant_atp(
        .web(~we),
        .reb(),
        .oeb(~oe),
        .rcsb(),
        .wcsb(),
        .ra(addr),
        .wa(addr),
        .di(di),
        .doq(doq)
);
 
`else
 
`ifdef OR1200_VIRAGE_SSP
 
//
// Instantiation of ASIC memory:
//
// Virage Synchronous 1-port R/W RAM
//
virage_ssp virage_ssp(
        .clk(clk),
        .adr(addr),
        .d(di),
        .we(we),
        .oe(oe),
        .me(ce),
        .q(doq)
);
 
`else
 
`ifdef OR1200_VIRTUALSILICON_SSP
 
//
// Instantiation of ASIC memory:
//
// Virtual Silicon Single-Port Synchronous SRAM
//
`ifdef OR1200_BIST
wire mbist_si_i_ram_0;
wire mbist_si_i_ram_1;
wire mbist_si_i_ram_2;
wire mbist_si_i_ram_3;
wire mbist_so_o_ram_0;
wire mbist_so_o_ram_1;
wire mbist_so_o_ram_2;
wire mbist_so_o_ram_3;
assign mbist_si_i_ram_0 = mbist_si_i;
assign mbist_si_i_ram_1 = mbist_so_o_ram_0;
assign mbist_si_i_ram_2 = mbist_so_o_ram_1;
assign mbist_si_i_ram_3 = mbist_so_o_ram_2;
assign mbist_so_o = mbist_so_o_ram_3;
`endif
 
`ifdef UNUSED
vs_hdsp_2048x8 vs_ssp_0(
`else
`ifdef OR1200_BIST
vs_hdsp_2048x8_bist vs_ssp_0(
`else
vs_hdsp_2048x8 vs_ssp_0(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i_ram_0),
        .mbist_so_o(mbist_so_o_ram_0),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
        .CK(clk),
        .ADR(addr),
        .DI(di[7:0]),
        .WEN(~we[0]),
        .CEN(~ce),
        .OEN(~oe),
        .DOUT(doq[7:0])
);
 
`ifdef UNUSED
vs_hdsp_2048x8 vs_ssp_1(
`else
`ifdef OR1200_BIST
vs_hdsp_2048x8_bist vs_ssp_1(
`else
vs_hdsp_2048x8 vs_ssp_1(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i_ram_1),
        .mbist_so_o(mbist_so_o_ram_1),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
        .CK(clk),
        .ADR(addr),
        .DI(di[15:8]),
        .WEN(~we[1]),
        .CEN(~ce),
        .OEN(~oe),
        .DOUT(doq[15:8])
);
 
`ifdef UNUSED
vs_hdsp_2048x8 vs_ssp_2(
`else
`ifdef OR1200_BIST
vs_hdsp_2048x8_bist vs_ssp_2(
`else
vs_hdsp_2048x8 vs_ssp_2(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i_ram_2),
        .mbist_so_o(mbist_so_o_ram_2),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
        .CK(clk),
        .ADR(addr),
        .DI(di[23:16]),
        .WEN(~we[2]),
        .CEN(~ce),
        .OEN(~oe),
        .DOUT(doq[23:16])
);
 
`ifdef UNUSED
vs_hdsp_2048x8 vs_ssp_3(
`else
`ifdef OR1200_BIST
vs_hdsp_2048x8_bist vs_ssp_3(
`else
vs_hdsp_2048x8 vs_ssp_3(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i_ram_3),
        .mbist_so_o(mbist_so_o_ram_3),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
        .CK(clk),
        .ADR(addr),
        .DI(di[31:24]),
        .WEN(~we[3]),
        .CEN(~ce),
        .OEN(~oe),
        .DOUT(doq[31:24])
);
 
`else
 
`ifdef OR1200_XILINX_RAMB4
 
//
// Instantiation of FPGA memory:
//
// Virtex/Spartan2
//
 
//
// Block 0
//
RAMB4_S2 ramb4_s2_0(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[1:0]),
        .EN(ce),
        .WE(we[0]),
        .DO(doq[1:0])
);
 
//
// Block 1
//
RAMB4_S2 ramb4_s2_1(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[3:2]),
        .EN(ce),
        .WE(we[0]),
        .DO(doq[3:2])
);
 
//
// Block 2
//
RAMB4_S2 ramb4_s2_2(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[5:4]),
        .EN(ce),
        .WE(we[0]),
        .DO(doq[5:4])
);
 
//
// Block 3
//
RAMB4_S2 ramb4_s2_3(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[7:6]),
        .EN(ce),
        .WE(we[0]),
        .DO(doq[7:6])
);
//
// Block 4
//
RAMB4_S2 ramb4_s2_4(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[9:8]),
        .EN(ce),
        .WE(we[1]),
        .DO(doq[9:8])
);
 
//
// Block 5
//
RAMB4_S2 ramb4_s2_5(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[11:10]),
        .EN(ce),
        .WE(we[1]),
        .DO(doq[11:10])
);
 
//
// Block 6
//
RAMB4_S2 ramb4_s2_6(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[13:12]),
        .EN(ce),
        .WE(we[1]),
        .DO(doq[13:12])
);
 
//
// Block 7
//
RAMB4_S2 ramb4_s2_7(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[15:14]),
        .EN(ce),
        .WE(we[1]),
        .DO(doq[15:14])
);
//
// Block 8
//
RAMB4_S2 ramb4_s2_8(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[17:16]),
        .EN(ce),
        .WE(we[2]),
        .DO(doq[17:16])
);
 
//
// Block 9
//
RAMB4_S2 ramb4_s2_9(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[19:18]),
        .EN(ce),
        .WE(we[2]),
        .DO(doq[19:18])
);
 
//
// Block 10
//
RAMB4_S2 ramb4_s2_10(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[21:20]),
        .EN(ce),
        .WE(we[2]),
        .DO(doq[21:20])
);
 
//
// Block 11
//
RAMB4_S2 ramb4_s2_11(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[23:22]),
        .EN(ce),
        .WE(we[2]),
        .DO(doq[23:22])
);
//
// Block 12
//
RAMB4_S2 ramb4_s2_12(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[25:24]),
        .EN(ce),
        .WE(we[3]),
        .DO(doq[25:24])
);
 
//
// Block 13
//
RAMB4_S2 ramb4_s2_13(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[27:26]),
        .EN(ce),
        .WE(we[3]),
        .DO(doq[27:26])
);
 
//
// Block 14
//
RAMB4_S2 ramb4_s2_14(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[29:28]),
        .EN(ce),
        .WE(we[3]),
        .DO(doq[29:28])
);
 
//
// Block 15
//
RAMB4_S2 ramb4_s2_15(
        .CLK(clk),
        .RST(1'b0),
        .ADDR(addr),
        .DI(di[31:30]),
        .EN(ce),
        .WE(we[3]),
        .DO(doq[31:30])
);
 
`else
 
`ifdef OR1200_XILINX_RAMB16
 
//
// Instantiation of FPGA memory:
//
// Virtex4/Spartan3E
//
// Added By Nir Mor
//
 
//
// Block 0
//
RAMB16_S9 ramb16_s9_0(
        .CLK(clk),
        .SSR(1'b0),
        .ADDR(addr),
        .DI(di[7:0]),
        .DIP(1'b0),
        .EN(ce),
        .WE(we[0]),
        .DO(doq[7:0]),
        .DOP()
);
 
//
// Block 1
//
RAMB16_S9 ramb16_s9_1(
        .CLK(clk),
        .SSR(1'b0),
        .ADDR(addr),
        .DI(di[15:8]),
        .DIP(1'b0),
        .EN(ce),
        .WE(we[1]),
        .DO(doq[15:8]),
        .DOP()
);
 
//
// Block 2
//
RAMB16_S9 ramb16_s9_2(
        .CLK(clk),
        .SSR(1'b0),
        .ADDR(addr),
        .DI(di[23:16]),
        .DIP(1'b0),
        .EN(ce),
        .WE(we[2]),
        .DO(doq[23:16]),
        .DOP()
);
 
//
// Block 3
//
RAMB16_S9 ramb16_s9_3(
        .CLK(clk),
        .SSR(1'b0),
        .ADDR(addr),
        .DI(di[31:24]),
        .DIP(1'b0),
        .EN(ce),
        .WE(we[3]),
        .DO(doq[31:24]),
        .DOP()
);
 
`else
 
//
// Generic single-port synchronous RAM model
//
 
//
// Generic RAM's registers and wires
//
reg     [7:0]        mem_0 [2047:0];              // RAM content
reg     [7:0]        mem_1 [2047:0];              // RAM content
reg     [7:0]        mem_2 [2047:0];              // RAM content
reg     [7:0]        mem_3 [2047:0];              // RAM content
reg     [10:0]       addr_reg;                    // RAM address register
 
//
// Data output drivers
//
assign doq = (oe) ? {mem_3[addr_reg], mem_2[addr_reg], mem_1[addr_reg], mem_0[addr_reg]} : {32{1'b0}};
 
//
// RAM address register
//
always @(posedge clk or `OR1200_RST_EVENT rst)
        if (rst == `OR1200_RST_VALUE)
                addr_reg <=  11'h000;
        else if (ce)
                addr_reg <=  addr;
 
//
// RAM write byte 0
//
always @(posedge clk)
        if (ce && we[0])
                mem_0[addr] <=  di[7:0];
 
//
// RAM write byte 1
//
always @(posedge clk)
        if (ce && we[1])
                mem_1[addr] <=  di[15:8];
 
//
// RAM write byte 2
//
always @(posedge clk)
        if (ce && we[2])
                mem_2[addr] <=  di[23:16];
 
//
// RAM write byte 3
//
always @(posedge clk)
        if (ce && we[3])
                mem_3[addr] <=  di[31:24];
 
`endif  // !OR1200_XILINX_RAMB16
`endif  // !OR1200_XILINX_RAMB4
`endif  // !OR1200_VIRTUALSILICON_SSP
`endif  // !OR1200_VIRAGE_SSP
`endif  // !OR1200_AVANT_ATP
`endif  // !OR1200_ARTISAN_SSP
 
endmodule

Line No.	Rev	Author	Line
1	10	unneback	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// Generic Single-Port Synchronous RAM with byte write signals ////`
4			`//// ////`
5			`//// This file is part of memory library available from ////`
6			`//// http://www.opencores.org/cvsweb.shtml/generic_memories/ ////`
7			`//// ////`
8			`//// Description ////`
9			`//// This block is a wrapper with common single-port ////`
10			`//// synchronous memory interface for different ////`
11			`//// types of ASIC and FPGA RAMs. Beside universal memory ////`
12			`//// interface it also provides behavioral model of generic ////`
13			`//// single-port synchronous RAM. ////`
14			`//// It should be used in all OPENCORES designs that want to be ////`
15			`//// portable accross different target technologies and ////`
16			`//// independent of target memory. ////`
17			`//// ////`
18			`//// Supported ASIC RAMs are: ////`
19			`//// - Artisan Single-Port Sync RAM ////`
20			`//// - Avant! Two-Port Sync RAM (*) ////`
21			`//// - Virage Single-Port Sync RAM ////`
22			`//// - Virtual Silicon Single-Port Sync RAM ////`
23			`//// ////`
24			`//// Supported FPGA RAMs are: ////`
25			`//// - Xilinx Virtex RAMB16 ////`
26			`//// - Xilinx Virtex RAMB4 ////`
27			`//// ////`
28			`//// To Do: ////`
29			`//// - xilinx rams need external tri-state logic ////`
30			`//// - fix avant! two-port ram ////`
31			`//// - add additional RAMs ////`
32			`//// ////`
33			`//// Author(s): ////`
34			`//// - Damjan Lampret, lampret@opencores.org ////`
35			`//// ////`
36			`//////////////////////////////////////////////////////////////////////`
37			`//// ////`
38			`//// Copyright (C) 2000 Authors and OPENCORES.ORG ////`
39			`//// ////`
40			`//// This source file may be used and distributed without ////`
41			`//// restriction provided that this copyright statement is not ////`
42			`//// removed from the file and that any derivative work contains ////`
43			`//// the original copyright notice and the associated disclaimer. ////`
44			`//// ////`
45			`//// This source file is free software; you can redistribute it ////`
46			`//// and/or modify it under the terms of the GNU Lesser General ////`
47			`//// Public License as published by the Free Software Foundation; ////`
48			`//// either version 2.1 of the License, or (at your option) any ////`
49			`//// later version. ////`
50			`//// ////`
51			`//// This source is distributed in the hope that it will be ////`
52			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
53			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
54			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
55			`//// details. ////`
56			`//// ////`
57			`//// You should have received a copy of the GNU Lesser General ////`
58			`//// Public License along with this source; if not, download it ////`
59			`//// from http://www.opencores.org/lgpl.shtml ////`
60			`//// ////`
61			`//////////////////////////////////////////////////////////////////////`
62			`//`
63			`// CVS Revision History`
64			`//`
65	142	marcus.erl	`// $Log: or1200_spram_2048x32_bw.v,v $`
66			`// Revision 2.0 2010/06/30 11:00:00 ORSoC`
67			`// Minor update:`
68			`// Coding style changed.`
69			`//`
70			`// Revision 1.5 2005/10/19 11:37:56 jcastillo`
71			`// Added support for RAMB16 Xilinx4/Spartan3 primitives`
72			`//`
73	10	unneback	`// Revision 1.4 2004/06/08 18:15:32 lampret`
74			`// Changed behavior of the simulation generic models`
75			`//`
76			`// Revision 1.3 2003/10/17 07:59:44 markom`
77			`// mbist signals updated according to newest convention`
78			`//`
79			`// Revision 1.2 2003/09/12 09:03:54 dries`
80			`// correct all the syntax errors`
81			`//`
82			`// Revision 1.1 2003/08/26 09:37:02 simons`
83			`// Added support for rams with byte write access.`
84			`//`
85			`//`
86
87			`// synopsys translate_off`
88			`include "timescale.v"
89			`// synopsys translate_on`
90			`include "or1200_defines.v"
91
92			`module or1200_spram_2048x32_bw(`
93			`ifdef OR1200_BIST
94			`// RAM BIST`
95			`mbist_si_i, mbist_so_o, mbist_ctrl_i,`
96			`endif
97			`// Generic synchronous single-port RAM interface`
98			`clk, rst, ce, we, oe, addr, di, doq`
99			`);`
100
101			`ifdef OR1200_BIST
102			`//`
103			`// RAM BIST`
104			`//`
105			`input mbist_si_i;`
106			input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i; // bist chain shift control
107			`output mbist_so_o;`
108			`endif
109
110			`//`
111			`// Generic synchronous single-port RAM interface`
112			`//`
113			`input clk; // Clock`
114			`input rst; // Reset`
115			`input ce; // Chip enable input`
116			`input [3:0] we; // Write enable input`
117			`input oe; // Output enable input`
118			`input [10:0] addr; // address bus inputs`
119			`input [31:0] di; // input data bus`
120			`output [31:0] doq; // output data bus`
121
122			`//`
123			`// Internal wires and registers`
124			`//`
125
126			`ifdef OR1200_ARTISAN_SSP
127			`else
128			`ifdef OR1200_VIRTUALSILICON_SSP
129			`else
130			`ifdef OR1200_BIST
131			`assign mbist_so_o = mbist_si_i;`
132			`endif
133			`endif
134			`endif
135
136
137			`ifdef OR1200_ARTISAN_SSP
138
139			`//`
140			`// Instantiation of ASIC memory:`
141			`//`
142			`// Artisan Synchronous Single-Port RAM (ra1sh)`
143			`//`
144			`ifdef UNUSED
145			`art_hssp_2048x32_bw artisan_ssp(`
146			`else
147			`ifdef OR1200_BIST
148			`art_hssp_2048x32_bw_bist artisan_ssp(`
149			`else
150			`art_hssp_2048x32_bw artisan_ssp(`
151			`endif
152			`endif
153			`ifdef OR1200_BIST
154			`// RAM BIST`
155			`.mbist_si_i(mbist_si_i),`
156			`.mbist_so_o(mbist_so_o),`
157			`.mbist_ctrl_i(mbist_ctrl_i),`
158			`endif
159			`.CLK(clk),`
160			`.CEN(~ce),`
161			`.WEN(~we),`
162			`.A(addr),`
163			`.D(di),`
164			`.OEN(~oe),`
165			`.Q(doq)`
166			`);`
167
168			`else
169
170			`ifdef OR1200_AVANT_ATP
171
172			`//`
173			`// Instantiation of ASIC memory:`
174			`//`
175			`// Avant! Asynchronous Two-Port RAM`
176			`//`
177			`avant_atp avant_atp(`
178			`.web(~we),`
179			`.reb(),`
180			`.oeb(~oe),`
181			`.rcsb(),`
182			`.wcsb(),`
183			`.ra(addr),`
184			`.wa(addr),`
185			`.di(di),`
186			`.doq(doq)`
187			`);`
188
189			`else
190
191			`ifdef OR1200_VIRAGE_SSP
192
193			`//`
194			`// Instantiation of ASIC memory:`
195			`//`
196			`// Virage Synchronous 1-port R/W RAM`
197			`//`
198			`virage_ssp virage_ssp(`
199			`.clk(clk),`
200			`.adr(addr),`
201			`.d(di),`
202			`.we(we),`
203			`.oe(oe),`
204			`.me(ce),`
205			`.q(doq)`
206			`);`
207
208			`else
209
210			`ifdef OR1200_VIRTUALSILICON_SSP
211
212			`//`
213			`// Instantiation of ASIC memory:`
214			`//`
215			`// Virtual Silicon Single-Port Synchronous SRAM`
216			`//`
217			`ifdef OR1200_BIST
218			`wire mbist_si_i_ram_0;`
219			`wire mbist_si_i_ram_1;`
220			`wire mbist_si_i_ram_2;`
221			`wire mbist_si_i_ram_3;`
222			`wire mbist_so_o_ram_0;`
223			`wire mbist_so_o_ram_1;`
224			`wire mbist_so_o_ram_2;`
225			`wire mbist_so_o_ram_3;`
226			`assign mbist_si_i_ram_0 = mbist_si_i;`
227			`assign mbist_si_i_ram_1 = mbist_so_o_ram_0;`
228			`assign mbist_si_i_ram_2 = mbist_so_o_ram_1;`
229			`assign mbist_si_i_ram_3 = mbist_so_o_ram_2;`
230			`assign mbist_so_o = mbist_so_o_ram_3;`
231			`endif
232
233			`ifdef UNUSED
234			`vs_hdsp_2048x8 vs_ssp_0(`
235			`else
236			`ifdef OR1200_BIST
237			`vs_hdsp_2048x8_bist vs_ssp_0(`
238			`else
239			`vs_hdsp_2048x8 vs_ssp_0(`
240			`endif
241			`endif
242			`ifdef OR1200_BIST
243			`// RAM BIST`
244			`.mbist_si_i(mbist_si_i_ram_0),`
245			`.mbist_so_o(mbist_so_o_ram_0),`
246			`.mbist_ctrl_i(mbist_ctrl_i),`
247			`endif
248			`.CK(clk),`
249			`.ADR(addr),`
250			`.DI(di[7:0]),`
251			`.WEN(~we[0]),`
252			`.CEN(~ce),`
253			`.OEN(~oe),`
254			`.DOUT(doq[7:0])`
255			`);`
256
257			`ifdef UNUSED
258			`vs_hdsp_2048x8 vs_ssp_1(`
259			`else
260			`ifdef OR1200_BIST
261			`vs_hdsp_2048x8_bist vs_ssp_1(`
262			`else
263			`vs_hdsp_2048x8 vs_ssp_1(`
264			`endif
265			`endif
266			`ifdef OR1200_BIST
267			`// RAM BIST`
268			`.mbist_si_i(mbist_si_i_ram_1),`
269			`.mbist_so_o(mbist_so_o_ram_1),`
270			`.mbist_ctrl_i(mbist_ctrl_i),`
271			`endif
272			`.CK(clk),`
273			`.ADR(addr),`
274			`.DI(di[15:8]),`
275			`.WEN(~we[1]),`
276			`.CEN(~ce),`
277			`.OEN(~oe),`
278			`.DOUT(doq[15:8])`
279			`);`
280
281			`ifdef UNUSED
282			`vs_hdsp_2048x8 vs_ssp_2(`
283			`else
284			`ifdef OR1200_BIST
285			`vs_hdsp_2048x8_bist vs_ssp_2(`
286			`else
287			`vs_hdsp_2048x8 vs_ssp_2(`
288			`endif
289			`endif
290			`ifdef OR1200_BIST
291			`// RAM BIST`
292			`.mbist_si_i(mbist_si_i_ram_2),`
293			`.mbist_so_o(mbist_so_o_ram_2),`
294			`.mbist_ctrl_i(mbist_ctrl_i),`
295			`endif
296			`.CK(clk),`
297			`.ADR(addr),`
298			`.DI(di[23:16]),`
299			`.WEN(~we[2]),`
300			`.CEN(~ce),`
301			`.OEN(~oe),`
302			`.DOUT(doq[23:16])`
303			`);`
304
305			`ifdef UNUSED
306			`vs_hdsp_2048x8 vs_ssp_3(`
307			`else
308			`ifdef OR1200_BIST
309			`vs_hdsp_2048x8_bist vs_ssp_3(`
310			`else
311			`vs_hdsp_2048x8 vs_ssp_3(`
312			`endif
313			`endif
314			`ifdef OR1200_BIST
315			`// RAM BIST`
316			`.mbist_si_i(mbist_si_i_ram_3),`
317			`.mbist_so_o(mbist_so_o_ram_3),`
318			`.mbist_ctrl_i(mbist_ctrl_i),`
319			`endif
320			`.CK(clk),`
321			`.ADR(addr),`
322			`.DI(di[31:24]),`
323			`.WEN(~we[3]),`
324			`.CEN(~ce),`
325			`.OEN(~oe),`
326			`.DOUT(doq[31:24])`
327			`);`
328
329			`else
330
331			`ifdef OR1200_XILINX_RAMB4
332
333			`//`
334			`// Instantiation of FPGA memory:`
335			`//`
336			`// Virtex/Spartan2`
337			`//`
338
339			`//`
340			`// Block 0`
341			`//`
342			`RAMB4_S2 ramb4_s2_0(`
343			`.CLK(clk),`
344	142	marcus.erl	`.RST(1'b0),`
345	10	unneback	`.ADDR(addr),`
346			`.DI(di[1:0]),`
347			`.EN(ce),`
348			`.WE(we[0]),`
349			`.DO(doq[1:0])`
350			`);`
351
352			`//`
353			`// Block 1`
354			`//`
355			`RAMB4_S2 ramb4_s2_1(`
356			`.CLK(clk),`
357	142	marcus.erl	`.RST(1'b0),`
358	10	unneback	`.ADDR(addr),`
359			`.DI(di[3:2]),`
360			`.EN(ce),`
361			`.WE(we[0]),`
362			`.DO(doq[3:2])`
363			`);`
364
365			`//`
366			`// Block 2`
367			`//`
368			`RAMB4_S2 ramb4_s2_2(`
369			`.CLK(clk),`
370	142	marcus.erl	`.RST(1'b0),`
371	10	unneback	`.ADDR(addr),`
372			`.DI(di[5:4]),`
373			`.EN(ce),`
374			`.WE(we[0]),`
375			`.DO(doq[5:4])`
376			`);`
377
378			`//`
379			`// Block 3`
380			`//`
381			`RAMB4_S2 ramb4_s2_3(`
382			`.CLK(clk),`
383	142	marcus.erl	`.RST(1'b0),`
384	10	unneback	`.ADDR(addr),`
385			`.DI(di[7:6]),`
386			`.EN(ce),`
387			`.WE(we[0]),`
388			`.DO(doq[7:6])`
389			`);`
390			`//`
391			`// Block 4`
392			`//`
393			`RAMB4_S2 ramb4_s2_4(`
394			`.CLK(clk),`
395	142	marcus.erl	`.RST(1'b0),`
396	10	unneback	`.ADDR(addr),`
397			`.DI(di[9:8]),`
398			`.EN(ce),`
399			`.WE(we[1]),`
400			`.DO(doq[9:8])`
401			`);`
402
403			`//`
404			`// Block 5`
405			`//`
406			`RAMB4_S2 ramb4_s2_5(`
407			`.CLK(clk),`
408	142	marcus.erl	`.RST(1'b0),`
409	10	unneback	`.ADDR(addr),`
410			`.DI(di[11:10]),`
411			`.EN(ce),`
412			`.WE(we[1]),`
413			`.DO(doq[11:10])`
414			`);`
415
416			`//`
417			`// Block 6`
418			`//`
419			`RAMB4_S2 ramb4_s2_6(`
420			`.CLK(clk),`
421	142	marcus.erl	`.RST(1'b0),`
422	10	unneback	`.ADDR(addr),`
423			`.DI(di[13:12]),`
424			`.EN(ce),`
425			`.WE(we[1]),`
426			`.DO(doq[13:12])`
427			`);`
428
429			`//`
430			`// Block 7`
431			`//`
432			`RAMB4_S2 ramb4_s2_7(`
433			`.CLK(clk),`
434	142	marcus.erl	`.RST(1'b0),`
435	10	unneback	`.ADDR(addr),`
436			`.DI(di[15:14]),`
437			`.EN(ce),`
438			`.WE(we[1]),`
439			`.DO(doq[15:14])`
440			`);`
441			`//`
442			`// Block 8`
443			`//`
444			`RAMB4_S2 ramb4_s2_8(`
445			`.CLK(clk),`
446	142	marcus.erl	`.RST(1'b0),`
447	10	unneback	`.ADDR(addr),`
448			`.DI(di[17:16]),`
449			`.EN(ce),`
450			`.WE(we[2]),`
451			`.DO(doq[17:16])`
452			`);`
453
454			`//`
455			`// Block 9`
456			`//`
457			`RAMB4_S2 ramb4_s2_9(`
458			`.CLK(clk),`
459	142	marcus.erl	`.RST(1'b0),`
460	10	unneback	`.ADDR(addr),`
461			`.DI(di[19:18]),`
462			`.EN(ce),`
463			`.WE(we[2]),`
464			`.DO(doq[19:18])`
465			`);`
466
467			`//`
468			`// Block 10`
469			`//`
470			`RAMB4_S2 ramb4_s2_10(`
471			`.CLK(clk),`
472	142	marcus.erl	`.RST(1'b0),`
473	10	unneback	`.ADDR(addr),`
474			`.DI(di[21:20]),`
475			`.EN(ce),`
476			`.WE(we[2]),`
477			`.DO(doq[21:20])`
478			`);`
479
480			`//`
481			`// Block 11`
482			`//`
483			`RAMB4_S2 ramb4_s2_11(`
484			`.CLK(clk),`
485	142	marcus.erl	`.RST(1'b0),`
486	10	unneback	`.ADDR(addr),`
487			`.DI(di[23:22]),`
488			`.EN(ce),`
489			`.WE(we[2]),`
490			`.DO(doq[23:22])`
491			`);`
492			`//`
493			`// Block 12`
494			`//`
495			`RAMB4_S2 ramb4_s2_12(`
496			`.CLK(clk),`
497	142	marcus.erl	`.RST(1'b0),`
498	10	unneback	`.ADDR(addr),`
499			`.DI(di[25:24]),`
500			`.EN(ce),`

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x32_bw.v] - Blame information for rev 611