OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [NEWS] - Blame information for rev 116

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 85 jeremybenn
              Or1ksim: The OpenRISC 1000 Architectural Simulator
2
              ==================================================
3
 
4
 
5 107 jeremybenn
New in top of tree
6
==================
7
 
8
No new features are provided, pending full release of 0.4.0.
9
 
10
The following bugs are fixed.
11
* Bug 1770: l.div does not set carry or give correct exception.
12 114 jeremybenn
* Bug 1771: l.add* do not correctly set the overflow flag.
13 115 jeremybenn
* Bug 1772: l.fl1 not implemented.
14 116 jeremybenn
* Bug 1773: l.maci not correctly implemented.
15 114 jeremybenn
* Bug 1776: l.addic is not implemented.
16 107 jeremybenn
 
17
The following bugs are either cannot be reproduced or will not be fixed.
18
 
19
The following bugs are outstanding
20 114 jeremybenn
* Bug 1758: Memory controller issues. Workaround in the user guide.
21 107 jeremybenn
 
22
 
23 104 jeremybenn
New in release 0.4.0rc1
24
=======================
25 85 jeremybenn
 
26 86 jeremybenn
The following new features are provided.
27 85 jeremybenn
* testbench now renamed testsuite and fully integrated using DejaGNU.
28
  "make check" now works correctly if the OpenRISC toolchain is installed.
29 86 jeremybenn
* New configuration flag --enable-all-tests to enable building of incomplete
30
  tests with "make check".
31 104 jeremybenn
* The library offers an interface via modelled JTAG
32
* Single precision floating point is available.
33 85 jeremybenn
 
34 86 jeremybenn
The user guide is updated.
35
 
36
The following feature requests have been accepted.
37 104 jeremybenn
* Feature  413: ORFPX32 single precision floating point now supported.
38 85 jeremybenn
* Feature  469: Icache tags now intialized as invalid.
39
* Feature 1673: Or1ksim now builds on Mac OS X.
40
* Feature 1678: download, patch and build dirs removed from SVN.
41
 
42 86 jeremybenn
The following feature requests have been rejected.
43 85 jeremybenn
* Feature  399: Writeable SR_LEE bit will not be provided.
44
* Feature  409: Separate ELF loader library already exists in binutils.
45
* Feature  586: Ignoring HW breakpoints is already possible.
46
 
47 89 jeremybenn
The following bugs are fixed.
48
* Bug  534: Test suite fixed (see above).
49
* Bug 1710: mprofile now handles mode args correctly.
50
* Bug 1723: PS2 keyboard error message clearer if RX file won't open.
51 104 jeremybenn
* Bug 1733: Or1ksim now accepts ELF image when working through RSP.
52
* Bug 1767: l.lws is not recognized as an opcode.
53 85 jeremybenn
 
54 89 jeremybenn
The following bugs are either cannot be reproduced or will not be fixed.
55
 
56 104 jeremybenn
The following bugs are outstanding
57
* Bug 1758: Memory controller issues. Workaround in the user guide.
58 89 jeremybenn
 
59 104 jeremybenn
 
60 19 jeremybenn
New in release 0.3.0
61 85 jeremybenn
====================
62
 
63 19 jeremybenn
* No new features or bugs. This is the full release based on rc3.
64
 
65
New in release 0.3.0rc3
66 85 jeremybenn
=======================
67
 
68 19 jeremybenn
* Bug 376 fixed: 32 interrupts now supported
69
* Bug 377 fixed: Level triggered interrupts now work correctly
70
* Bug 378 fixed: xterm UART now works with RSP
71
* Bug 379 fixed: RSP performance improved
72
* Bug 380 fixed: GDB 6.8 stepi now works through Or1ksim JTAG interface
73
* Bug 398 fixed: Lack of support for LEE bit in SR documented
74
* Bug 415 fixed: NPC behavior on writing optionally matches real HW
75
* Bug 418 fixed: All library up calls are host-endian
76
 
77
* Feature 395 added: Boot from 0xf0000000 now enabled.
78
* Feature 408 added: Image file may be NULL for or1ksim_init.
79
* Feature 410 added: RSP now clears sigval on unstalling the processor.
80
* Feature 417 added: Or1ksim prints out its version on startup.
81
 
82
New in release 0.3.0rc2
83 85 jeremybenn
=======================
84
 
85 19 jeremybenn
* A number of bug fixes
86
* Updates to user guide
87
 
88
New in release 0.3.0rc1
89 85 jeremybenn
=======================
90
 
91 19 jeremybenn
* Numerous bug fixes (see the OpenRISC tracker and the ChangeLog file)
92
* User Guide
93
* Consistent coding style and file naming throughout
94
* Support for external SystemC models
95
 
96 85 jeremybenn
New in release 1.9 (old style numbering)
97
========================================
98 19 jeremybenn
 
99
* support for binary COFF
100
* generation of verilog memory models (used when you want to run simulation
101
of OpenRISC processor cores)
102
 
103 85 jeremybenn
New in release 1.2 (old style numbering)
104
========================================
105 19 jeremybenn
 
106
* support for OR16 ISA
107
 
108 85 jeremybenn
New in release 1.1 (old style numbering)
109
========================================
110 19 jeremybenn
 
111
 * First release

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.