OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [NEWS] - Blame information for rev 122

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 85 jeremybenn
              Or1ksim: The OpenRISC 1000 Architectural Simulator
2
              ==================================================
3
 
4
 
5 107 jeremybenn
New in top of tree
6
==================
7
 
8
No new features are provided, pending full release of 0.4.0.
9
 
10
The following bugs are fixed.
11
* Bug 1770: l.div does not set carry or give correct exception.
12 114 jeremybenn
* Bug 1771: l.add* do not correctly set the overflow flag.
13 115 jeremybenn
* Bug 1772: l.fl1 not implemented.
14 116 jeremybenn
* Bug 1773: l.maci not correctly implemented.
15 118 jeremybenn
* Bug 1774: l.mulu not implemented.
16 121 jeremybenn
* Bug 1775: l.jalr and l.jr don't trigger alignment exceptions.
17 114 jeremybenn
* Bug 1776: l.addic is not implemented.
18 122 jeremybenn
* Bug 1777: l.macrc not correctly implemented.
19
* Bug 1778: l.ror and l.rori are not implemented.
20 107 jeremybenn
 
21
The following bugs are either cannot be reproduced or will not be fixed.
22
 
23
The following bugs are outstanding
24 114 jeremybenn
* Bug 1758: Memory controller issues. Workaround in the user guide.
25 107 jeremybenn
 
26
 
27 104 jeremybenn
New in release 0.4.0rc1
28
=======================
29 85 jeremybenn
 
30 86 jeremybenn
The following new features are provided.
31 85 jeremybenn
* testbench now renamed testsuite and fully integrated using DejaGNU.
32
  "make check" now works correctly if the OpenRISC toolchain is installed.
33 86 jeremybenn
* New configuration flag --enable-all-tests to enable building of incomplete
34
  tests with "make check".
35 104 jeremybenn
* The library offers an interface via modelled JTAG
36
* Single precision floating point is available.
37 85 jeremybenn
 
38 86 jeremybenn
The user guide is updated.
39
 
40
The following feature requests have been accepted.
41 104 jeremybenn
* Feature  413: ORFPX32 single precision floating point now supported.
42 85 jeremybenn
* Feature  469: Icache tags now intialized as invalid.
43
* Feature 1673: Or1ksim now builds on Mac OS X.
44
* Feature 1678: download, patch and build dirs removed from SVN.
45
 
46 86 jeremybenn
The following feature requests have been rejected.
47 85 jeremybenn
* Feature  399: Writeable SR_LEE bit will not be provided.
48
* Feature  409: Separate ELF loader library already exists in binutils.
49
* Feature  586: Ignoring HW breakpoints is already possible.
50
 
51 89 jeremybenn
The following bugs are fixed.
52
* Bug  534: Test suite fixed (see above).
53
* Bug 1710: mprofile now handles mode args correctly.
54
* Bug 1723: PS2 keyboard error message clearer if RX file won't open.
55 104 jeremybenn
* Bug 1733: Or1ksim now accepts ELF image when working through RSP.
56
* Bug 1767: l.lws is not recognized as an opcode.
57 85 jeremybenn
 
58 89 jeremybenn
The following bugs are either cannot be reproduced or will not be fixed.
59
 
60 104 jeremybenn
The following bugs are outstanding
61
* Bug 1758: Memory controller issues. Workaround in the user guide.
62 89 jeremybenn
 
63 104 jeremybenn
 
64 19 jeremybenn
New in release 0.3.0
65 85 jeremybenn
====================
66
 
67 19 jeremybenn
* No new features or bugs. This is the full release based on rc3.
68
 
69
New in release 0.3.0rc3
70 85 jeremybenn
=======================
71
 
72 19 jeremybenn
* Bug 376 fixed: 32 interrupts now supported
73
* Bug 377 fixed: Level triggered interrupts now work correctly
74
* Bug 378 fixed: xterm UART now works with RSP
75
* Bug 379 fixed: RSP performance improved
76
* Bug 380 fixed: GDB 6.8 stepi now works through Or1ksim JTAG interface
77
* Bug 398 fixed: Lack of support for LEE bit in SR documented
78
* Bug 415 fixed: NPC behavior on writing optionally matches real HW
79
* Bug 418 fixed: All library up calls are host-endian
80
 
81
* Feature 395 added: Boot from 0xf0000000 now enabled.
82
* Feature 408 added: Image file may be NULL for or1ksim_init.
83
* Feature 410 added: RSP now clears sigval on unstalling the processor.
84
* Feature 417 added: Or1ksim prints out its version on startup.
85
 
86
New in release 0.3.0rc2
87 85 jeremybenn
=======================
88
 
89 19 jeremybenn
* A number of bug fixes
90
* Updates to user guide
91
 
92
New in release 0.3.0rc1
93 85 jeremybenn
=======================
94
 
95 19 jeremybenn
* Numerous bug fixes (see the OpenRISC tracker and the ChangeLog file)
96
* User Guide
97
* Consistent coding style and file naming throughout
98
* Support for external SystemC models
99
 
100 85 jeremybenn
New in release 1.9 (old style numbering)
101
========================================
102 19 jeremybenn
 
103
* support for binary COFF
104
* generation of verilog memory models (used when you want to run simulation
105
of OpenRISC processor cores)
106
 
107 85 jeremybenn
New in release 1.2 (old style numbering)
108
========================================
109 19 jeremybenn
 
110
* support for OR16 ISA
111
 
112 85 jeremybenn
New in release 1.1 (old style numbering)
113
========================================
114 19 jeremybenn
 
115
 * First release

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.