OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [NEWS] - Blame information for rev 123

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 85 jeremybenn
              Or1ksim: The OpenRISC 1000 Architectural Simulator
2
              ==================================================
3
 
4
 
5 107 jeremybenn
New in top of tree
6
==================
7
 
8
No new features are provided, pending full release of 0.4.0.
9
 
10
The following bugs are fixed.
11
* Bug 1770: l.div does not set carry or give correct exception.
12 114 jeremybenn
* Bug 1771: l.add* do not correctly set the overflow flag.
13 115 jeremybenn
* Bug 1772: l.fl1 not implemented.
14 116 jeremybenn
* Bug 1773: l.maci not correctly implemented.
15 118 jeremybenn
* Bug 1774: l.mulu not implemented.
16 121 jeremybenn
* Bug 1775: l.jalr and l.jr don't trigger alignment exceptions.
17 114 jeremybenn
* Bug 1776: l.addic is not implemented.
18 122 jeremybenn
* Bug 1777: l.macrc not correctly implemented.
19
* Bug 1778: l.ror and l.rori are not implemented.
20 123 jeremybenn
* Bug 1779: l.mtspr implementation is incorrect.
21 107 jeremybenn
 
22
The following bugs are either cannot be reproduced or will not be fixed.
23
 
24
The following bugs are outstanding
25 114 jeremybenn
* Bug 1758: Memory controller issues. Workaround in the user guide.
26 107 jeremybenn
 
27
 
28 104 jeremybenn
New in release 0.4.0rc1
29
=======================
30 85 jeremybenn
 
31 86 jeremybenn
The following new features are provided.
32 85 jeremybenn
* testbench now renamed testsuite and fully integrated using DejaGNU.
33
  "make check" now works correctly if the OpenRISC toolchain is installed.
34 86 jeremybenn
* New configuration flag --enable-all-tests to enable building of incomplete
35
  tests with "make check".
36 104 jeremybenn
* The library offers an interface via modelled JTAG
37
* Single precision floating point is available.
38 85 jeremybenn
 
39 86 jeremybenn
The user guide is updated.
40
 
41
The following feature requests have been accepted.
42 104 jeremybenn
* Feature  413: ORFPX32 single precision floating point now supported.
43 85 jeremybenn
* Feature  469: Icache tags now intialized as invalid.
44
* Feature 1673: Or1ksim now builds on Mac OS X.
45
* Feature 1678: download, patch and build dirs removed from SVN.
46
 
47 86 jeremybenn
The following feature requests have been rejected.
48 85 jeremybenn
* Feature  399: Writeable SR_LEE bit will not be provided.
49
* Feature  409: Separate ELF loader library already exists in binutils.
50
* Feature  586: Ignoring HW breakpoints is already possible.
51
 
52 89 jeremybenn
The following bugs are fixed.
53
* Bug  534: Test suite fixed (see above).
54
* Bug 1710: mprofile now handles mode args correctly.
55
* Bug 1723: PS2 keyboard error message clearer if RX file won't open.
56 104 jeremybenn
* Bug 1733: Or1ksim now accepts ELF image when working through RSP.
57
* Bug 1767: l.lws is not recognized as an opcode.
58 85 jeremybenn
 
59 89 jeremybenn
The following bugs are either cannot be reproduced or will not be fixed.
60
 
61 104 jeremybenn
The following bugs are outstanding
62
* Bug 1758: Memory controller issues. Workaround in the user guide.
63 89 jeremybenn
 
64 104 jeremybenn
 
65 19 jeremybenn
New in release 0.3.0
66 85 jeremybenn
====================
67
 
68 19 jeremybenn
* No new features or bugs. This is the full release based on rc3.
69
 
70
New in release 0.3.0rc3
71 85 jeremybenn
=======================
72
 
73 19 jeremybenn
* Bug 376 fixed: 32 interrupts now supported
74
* Bug 377 fixed: Level triggered interrupts now work correctly
75
* Bug 378 fixed: xterm UART now works with RSP
76
* Bug 379 fixed: RSP performance improved
77
* Bug 380 fixed: GDB 6.8 stepi now works through Or1ksim JTAG interface
78
* Bug 398 fixed: Lack of support for LEE bit in SR documented
79
* Bug 415 fixed: NPC behavior on writing optionally matches real HW
80
* Bug 418 fixed: All library up calls are host-endian
81
 
82
* Feature 395 added: Boot from 0xf0000000 now enabled.
83
* Feature 408 added: Image file may be NULL for or1ksim_init.
84
* Feature 410 added: RSP now clears sigval on unstalling the processor.
85
* Feature 417 added: Or1ksim prints out its version on startup.
86
 
87
New in release 0.3.0rc2
88 85 jeremybenn
=======================
89
 
90 19 jeremybenn
* A number of bug fixes
91
* Updates to user guide
92
 
93
New in release 0.3.0rc1
94 85 jeremybenn
=======================
95
 
96 19 jeremybenn
* Numerous bug fixes (see the OpenRISC tracker and the ChangeLog file)
97
* User Guide
98
* Consistent coding style and file naming throughout
99
* Support for external SystemC models
100
 
101 85 jeremybenn
New in release 1.9 (old style numbering)
102
========================================
103 19 jeremybenn
 
104
* support for binary COFF
105
* generation of verilog memory models (used when you want to run simulation
106
of OpenRISC processor cores)
107
 
108 85 jeremybenn
New in release 1.2 (old style numbering)
109
========================================
110 19 jeremybenn
 
111
* support for OR16 ISA
112
 
113 85 jeremybenn
New in release 1.1 (old style numbering)
114
========================================
115 19 jeremybenn
 
116
 * First release

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.