OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [NEWS] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 85 jeremybenn
              Or1ksim: The OpenRISC 1000 Architectural Simulator
2
              ==================================================
3
 
4
 
5 510 jeremybenn
New in release 0.5.1rc1
6 508 jeremybenn
=======================
7 420 jeremybenn
 
8
New features (shouldn't be there during a release cycle, but prompted by debug
9
needs elsewhere in the tool chain).
10
 
11
New option --trace provides a one line dump of instruction executed and any
12
register or memory location changed after each instruction.
13
 
14 432 jeremybenn
A new configuration option "use_nmi" is added to the programmable interrupt
15
controller (PIC). This causes interrupt lines 0 and 1 to be non-maskable, but
16
only in the sense that the corresponding bits in PICMR are hard-wired to 1.
17
 
18 420 jeremybenn
New config setting for memory initialization "exitnops" fills memory with
19
"l.nop 1", which will cause the simulator to exit. Good for tracking pointer
20
corruption.
21
 
22 483 jeremybenn
New l.nop opcodes to turn instruction tracing on and off. Good for debugging
23
applications.
24 420 jeremybenn
 
25 483 jeremybenn
New l.nop opcode to return a random number. Good for applications (like the
26
Linux kernel) which need access to the host entropy to ensure randomness.
27
 
28
New l.nop opcode to identify that this is an Or1ksim session.  Allows
29
applications to determine if they are running on Or1ksim or hardware.
30
 
31 508 jeremybenn
No bugs are fixed.
32 483 jeremybenn
 
33 508 jeremybenn
The following bugs are outstanding
34
* Bug 1973: Or1ksim needs PIC tests.
35
* But 1931: Or1ksim needs test for l.nop opcodes.
36
* Bug 1823: Configuration file error line numbers are wrong.
37
* Bug 1822: ATA configuration is broken. Documented in user guide.
38
* Bug 1758: Memory controller issues. Workaround in the user guide.
39
 
40
 
41 510 jeremybenn
New in release 0.5.0rc3
42
=======================
43
 
44
No bugs are fixed.
45
 
46
The following bugs are outstanding
47
* Bug 1823: Configuration file error line numbers are wrong.
48
* Bug 1822: ATA configuration is broken. Documented in user guide.
49
* Bug 1758: Memory controller issues. Workaround in the user guide.
50
 
51
 
52 385 jeremybenn
New in release 0.5.0rc2
53
=======================
54
 
55
No new features. This is purely bug fixes post-0.5.0rc1.
56
 
57
The following bugs are fixed.
58 420 jeremybenn
* Bug 1847: Build issues with RSP server (duplicate of 1815).
59
* Bug 1846: Casting errors.
60 385 jeremybenn
* Bug 1824: Memory controller issue (marked as duplicate of Bug 1758).
61 420 jeremybenn
* Bug 1816: Error message when target not set is obscure (duplicate of 1813).
62
* Bug 1815: Build errors with RSP server.
63 385 jeremybenn
* Bug 1813: "make check" fails before installation.
64
 
65
The following bugs are outstanding
66
* Bug 1823: Configuration file error line numbers are wrong.
67
* Bug 1822: ATA configuration is broken. Documented in user guide.
68
* Bug 1758: Memory controller issues. Workaround in the user guide.
69
 
70
 
71 346 jeremybenn
New in release 0.5.0rc1
72
=======================
73 143 jeremybenn
 
74 346 jeremybenn
The floating point implementation is now based on John Hauser's "softfloat"
75
package, ensuring rigorous compliance with the IEEE 754-2008 standard.
76
 
77 143 jeremybenn
The library interface is extended to allow registers and memory to be written
78 346 jeremybenn
directly and processor stalled and unstalled. This is to allow direct
79
integration as a simulator in GDB.
80 143 jeremybenn
 
81 346 jeremybenn
Some of the existing library interface functions have different prototypes.
82
 
83 224 jeremybenn
The "include" feature of configuration files (which never worked, but no one
84
ever noticed) is dropped.
85
 
86
If the configuration file is not found in the local directory, it is searched
87
for in the ${HOME}/.or1ksim directory, then (for backwards compatibility) the
88
${HOME}/.or1k directory.
89
 
90 346 jeremybenn
If no simulation file is specified, then sim.cfg is not searched for as a
91
default.
92 224 jeremybenn
 
93 346 jeremybenn
New options are added -q|--quiet, -V|--verbose, -m|--memory and
94
--report-memory-errors. The semantics of --nosrv and --src otpions are changed.
95 224 jeremybenn
 
96 346 jeremybenn
There is a configuration option to collect statistics on instruction execution
97
in binary form.
98
 
99
In previous versions, Bus exceptions were unique in that they produced an
100
error message on standard output. The default is now for this exception to be
101
handled silently, unless requested by --report-memory-errors.
102
 
103
The following feature requests have been accepted.
104
* Feature  393: Integrate Or1ksim in GDB.
105
 
106 143 jeremybenn
The following bugs are fixed.
107 346 jeremybenn
* Bug 1821: Reference configuration file has defective debug section.
108
* Bug 1817: Reference configuration file missing from distribution.
109
* Bug 1795: GDB breakpoints do not work with the instruction cache.
110 143 jeremybenn
 
111 346 jeremybenn
The following bugs are either cannot be reproduced or will not be fixed.
112
 
113
The following bugs are outstanding
114
* Bug 1824: Memory controller issue (probably the same as Bug 1758).
115
* Bug 1823: Configuration file error line numbers are wrong.
116
* Bug 1822: ATA section in configuration file is broken.
117
* Bug 1816: Error message when target not set is obscure.
118
* Bug 1813: "make check" fails before installation.
119
* Bug 1758: Memory controller issues. Workaround in the user guide.
120
 
121
 
122 134 jeremybenn
New in release 0.4.0
123
====================
124
 
125
No new features or bugs. This is the full release based on 0.4.0rc2.
126
 
127
 
128 127 jeremybenn
New in release 0.4.0rc2
129
=======================
130 107 jeremybenn
 
131
No new features are provided, pending full release of 0.4.0.
132
 
133 124 jeremybenn
The configuration options --enable-arith-flag and --enable-ov-flag have been
134
removed, since they were the source of bugs, notably Bugs 1782, 1783 and 1784.
135
 
136 127 jeremybenn
The configuration option --enable-unsigned-xori has been added to allow a
137
conditional solution to Bug 1790.
138
 
139 107 jeremybenn
The following bugs are fixed.
140
* Bug 1770: l.div does not set carry or give correct exception.
141 114 jeremybenn
* Bug 1771: l.add* do not correctly set the overflow flag.
142 115 jeremybenn
* Bug 1772: l.fl1 not implemented.
143 116 jeremybenn
* Bug 1773: l.maci not correctly implemented.
144 118 jeremybenn
* Bug 1774: l.mulu not implemented.
145 121 jeremybenn
* Bug 1775: l.jalr and l.jr don't trigger alignment exceptions.
146 114 jeremybenn
* Bug 1776: l.addic is not implemented.
147 122 jeremybenn
* Bug 1777: l.macrc not correctly implemented.
148
* Bug 1778: l.ror and l.rori are not implemented.
149 123 jeremybenn
* Bug 1779: l.mtspr implementation is incorrect.
150 124 jeremybenn
* Bug 1782: Or1ksim setting of overflow flag is wrong.
151
* Bug 1783: Or1ksim definition of overflow is wrong.
152
* Bug 1784: Or1ksim does not trigger overflow exceptions.
153 127 jeremybenn
* Bug 1790: l.xori implementation is incorrect.
154 107 jeremybenn
 
155
The following bugs are either cannot be reproduced or will not be fixed.
156
 
157
The following bugs are outstanding
158 114 jeremybenn
* Bug 1758: Memory controller issues. Workaround in the user guide.
159 107 jeremybenn
 
160
 
161 104 jeremybenn
New in release 0.4.0rc1
162
=======================
163 85 jeremybenn
 
164 86 jeremybenn
The following new features are provided.
165 85 jeremybenn
* testbench now renamed testsuite and fully integrated using DejaGNU.
166
  "make check" now works correctly if the OpenRISC toolchain is installed.
167 86 jeremybenn
* New configuration flag --enable-all-tests to enable building of incomplete
168
  tests with "make check".
169 104 jeremybenn
* The library offers an interface via modelled JTAG
170
* Single precision floating point is available.
171 85 jeremybenn
 
172 86 jeremybenn
The user guide is updated.
173
 
174
The following feature requests have been accepted.
175 104 jeremybenn
* Feature  413: ORFPX32 single precision floating point now supported.
176 85 jeremybenn
* Feature  469: Icache tags now intialized as invalid.
177
* Feature 1673: Or1ksim now builds on Mac OS X.
178
* Feature 1678: download, patch and build dirs removed from SVN.
179
 
180 86 jeremybenn
The following feature requests have been rejected.
181 85 jeremybenn
* Feature  399: Writeable SR_LEE bit will not be provided.
182
* Feature  409: Separate ELF loader library already exists in binutils.
183
* Feature  586: Ignoring HW breakpoints is already possible.
184
 
185 89 jeremybenn
The following bugs are fixed.
186
* Bug  534: Test suite fixed (see above).
187
* Bug 1710: mprofile now handles mode args correctly.
188
* Bug 1723: PS2 keyboard error message clearer if RX file won't open.
189 104 jeremybenn
* Bug 1733: Or1ksim now accepts ELF image when working through RSP.
190
* Bug 1767: l.lws is not recognized as an opcode.
191 85 jeremybenn
 
192 89 jeremybenn
The following bugs are either cannot be reproduced or will not be fixed.
193
 
194 104 jeremybenn
The following bugs are outstanding
195
* Bug 1758: Memory controller issues. Workaround in the user guide.
196 89 jeremybenn
 
197 104 jeremybenn
 
198 19 jeremybenn
New in release 0.3.0
199 85 jeremybenn
====================
200
 
201 19 jeremybenn
* No new features or bugs. This is the full release based on rc3.
202
 
203
New in release 0.3.0rc3
204 85 jeremybenn
=======================
205
 
206 19 jeremybenn
* Bug 376 fixed: 32 interrupts now supported
207
* Bug 377 fixed: Level triggered interrupts now work correctly
208
* Bug 378 fixed: xterm UART now works with RSP
209
* Bug 379 fixed: RSP performance improved
210
* Bug 380 fixed: GDB 6.8 stepi now works through Or1ksim JTAG interface
211
* Bug 398 fixed: Lack of support for LEE bit in SR documented
212
* Bug 415 fixed: NPC behavior on writing optionally matches real HW
213
* Bug 418 fixed: All library up calls are host-endian
214
 
215
* Feature 395 added: Boot from 0xf0000000 now enabled.
216
* Feature 408 added: Image file may be NULL for or1ksim_init.
217
* Feature 410 added: RSP now clears sigval on unstalling the processor.
218
* Feature 417 added: Or1ksim prints out its version on startup.
219
 
220
New in release 0.3.0rc2
221 85 jeremybenn
=======================
222
 
223 19 jeremybenn
* A number of bug fixes
224
* Updates to user guide
225
 
226
New in release 0.3.0rc1
227 85 jeremybenn
=======================
228
 
229 19 jeremybenn
* Numerous bug fixes (see the OpenRISC tracker and the ChangeLog file)
230
* User Guide
231
* Consistent coding style and file naming throughout
232
* Support for external SystemC models
233
 
234 85 jeremybenn
New in release 1.9 (old style numbering)
235
========================================
236 19 jeremybenn
 
237
* support for binary COFF
238
* generation of verilog memory models (used when you want to run simulation
239
of OpenRISC processor cores)
240
 
241 85 jeremybenn
New in release 1.2 (old style numbering)
242
========================================
243 19 jeremybenn
 
244
* support for OR16 ISA
245
 
246 85 jeremybenn
New in release 1.1 (old style numbering)
247
========================================
248 19 jeremybenn
 
249
 * First release

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.