OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [NEWS] - Blame information for rev 85

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 85 jeremybenn
              Or1ksim: The OpenRISC 1000 Architectural Simulator
2
              ==================================================
3
 
4
 
5
New in top of tree
6
==================
7
 
8
* testbench now renamed testsuite and fully integrated using DejaGNU.
9
  "make check" now works correctly if the OpenRISC toolchain is installed.
10
 
11
The following features are added:
12
* Feature  469: Icache tags now intialized as invalid.
13
* Feature 1673: Or1ksim now builds on Mac OS X.
14
* Feature 1678: download, patch and build dirs removed from SVN.
15
 
16
The following features will not be provided and have been closed:
17
* Feature  399: Writeable SR_LEE bit will not be provided.
18
* Feature  409: Separate ELF loader library already exists in binutils.
19
* Feature  586: Ignoring HW breakpoints is already possible.
20
 
21
The following bugs are fixed:
22
* Bug 1773: Or1ksim now accepts ELF image when working through RSP.
23
 
24 19 jeremybenn
New in release 0.3.0
25 85 jeremybenn
====================
26
 
27 19 jeremybenn
* No new features or bugs. This is the full release based on rc3.
28
 
29
New in release 0.3.0rc3
30 85 jeremybenn
=======================
31
 
32 19 jeremybenn
* Bug 376 fixed: 32 interrupts now supported
33
* Bug 377 fixed: Level triggered interrupts now work correctly
34
* Bug 378 fixed: xterm UART now works with RSP
35
* Bug 379 fixed: RSP performance improved
36
* Bug 380 fixed: GDB 6.8 stepi now works through Or1ksim JTAG interface
37
* Bug 398 fixed: Lack of support for LEE bit in SR documented
38
* Bug 415 fixed: NPC behavior on writing optionally matches real HW
39
* Bug 418 fixed: All library up calls are host-endian
40
 
41
* Feature 395 added: Boot from 0xf0000000 now enabled.
42
* Feature 408 added: Image file may be NULL for or1ksim_init.
43
* Feature 410 added: RSP now clears sigval on unstalling the processor.
44
* Feature 417 added: Or1ksim prints out its version on startup.
45
 
46
New in release 0.3.0rc2
47 85 jeremybenn
=======================
48
 
49 19 jeremybenn
* A number of bug fixes
50
* Updates to user guide
51
 
52
New in release 0.3.0rc1
53 85 jeremybenn
=======================
54
 
55 19 jeremybenn
* Numerous bug fixes (see the OpenRISC tracker and the ChangeLog file)
56
* User Guide
57
* Consistent coding style and file naming throughout
58
* Support for external SystemC models
59
 
60 85 jeremybenn
New in release 1.9 (old style numbering)
61
========================================
62 19 jeremybenn
 
63
* support for binary COFF
64
* generation of verilog memory models (used when you want to run simulation
65
of OpenRISC processor cores)
66
 
67 85 jeremybenn
New in release 1.2 (old style numbering)
68
========================================
69 19 jeremybenn
 
70
* support for OR16 ISA
71
 
72 85 jeremybenn
New in release 1.1 (old style numbering)
73
========================================
74 19 jeremybenn
 
75
 * First release

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.