OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [NEWS] - Blame information for rev 113

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 85 jeremybenn
              Or1ksim: The OpenRISC 1000 Architectural Simulator
2
              ==================================================
3
 
4
 
5 107 jeremybenn
New in top of tree
6
==================
7
 
8
No new features are provided, pending full release of 0.4.0.
9
 
10
The following bugs are fixed.
11
* Bug 1770: l.div does not set carry or give correct exception.
12
 
13
The following bugs are either cannot be reproduced or will not be fixed.
14
 
15
The following bugs are outstanding
16
 
17
 
18 104 jeremybenn
New in release 0.4.0rc1
19
=======================
20 85 jeremybenn
 
21 86 jeremybenn
The following new features are provided.
22 85 jeremybenn
* testbench now renamed testsuite and fully integrated using DejaGNU.
23
  "make check" now works correctly if the OpenRISC toolchain is installed.
24 86 jeremybenn
* New configuration flag --enable-all-tests to enable building of incomplete
25
  tests with "make check".
26 104 jeremybenn
* The library offers an interface via modelled JTAG
27
* Single precision floating point is available.
28 85 jeremybenn
 
29 86 jeremybenn
The user guide is updated.
30
 
31
The following feature requests have been accepted.
32 104 jeremybenn
* Feature  413: ORFPX32 single precision floating point now supported.
33 85 jeremybenn
* Feature  469: Icache tags now intialized as invalid.
34
* Feature 1673: Or1ksim now builds on Mac OS X.
35
* Feature 1678: download, patch and build dirs removed from SVN.
36
 
37 86 jeremybenn
The following feature requests have been rejected.
38 85 jeremybenn
* Feature  399: Writeable SR_LEE bit will not be provided.
39
* Feature  409: Separate ELF loader library already exists in binutils.
40
* Feature  586: Ignoring HW breakpoints is already possible.
41
 
42 89 jeremybenn
The following bugs are fixed.
43
* Bug  534: Test suite fixed (see above).
44
* Bug 1710: mprofile now handles mode args correctly.
45
* Bug 1723: PS2 keyboard error message clearer if RX file won't open.
46 104 jeremybenn
* Bug 1733: Or1ksim now accepts ELF image when working through RSP.
47
* Bug 1767: l.lws is not recognized as an opcode.
48 85 jeremybenn
 
49 89 jeremybenn
The following bugs are either cannot be reproduced or will not be fixed.
50
 
51 104 jeremybenn
The following bugs are outstanding
52
* Bug 1758: Memory controller issues. Workaround in the user guide.
53 89 jeremybenn
 
54 104 jeremybenn
 
55 19 jeremybenn
New in release 0.3.0
56 85 jeremybenn
====================
57
 
58 19 jeremybenn
* No new features or bugs. This is the full release based on rc3.
59
 
60
New in release 0.3.0rc3
61 85 jeremybenn
=======================
62
 
63 19 jeremybenn
* Bug 376 fixed: 32 interrupts now supported
64
* Bug 377 fixed: Level triggered interrupts now work correctly
65
* Bug 378 fixed: xterm UART now works with RSP
66
* Bug 379 fixed: RSP performance improved
67
* Bug 380 fixed: GDB 6.8 stepi now works through Or1ksim JTAG interface
68
* Bug 398 fixed: Lack of support for LEE bit in SR documented
69
* Bug 415 fixed: NPC behavior on writing optionally matches real HW
70
* Bug 418 fixed: All library up calls are host-endian
71
 
72
* Feature 395 added: Boot from 0xf0000000 now enabled.
73
* Feature 408 added: Image file may be NULL for or1ksim_init.
74
* Feature 410 added: RSP now clears sigval on unstalling the processor.
75
* Feature 417 added: Or1ksim prints out its version on startup.
76
 
77
New in release 0.3.0rc2
78 85 jeremybenn
=======================
79
 
80 19 jeremybenn
* A number of bug fixes
81
* Updates to user guide
82
 
83
New in release 0.3.0rc1
84 85 jeremybenn
=======================
85
 
86 19 jeremybenn
* Numerous bug fixes (see the OpenRISC tracker and the ChangeLog file)
87
* User Guide
88
* Consistent coding style and file naming throughout
89
* Support for external SystemC models
90
 
91 85 jeremybenn
New in release 1.9 (old style numbering)
92
========================================
93 19 jeremybenn
 
94
* support for binary COFF
95
* generation of verilog memory models (used when you want to run simulation
96
of OpenRISC processor cores)
97
 
98 85 jeremybenn
New in release 1.2 (old style numbering)
99
========================================
100 19 jeremybenn
 
101
* support for OR16 ISA
102
 
103 85 jeremybenn
New in release 1.1 (old style numbering)
104
========================================
105 19 jeremybenn
 
106
 * First release

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.