OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [NEWS] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 85 jeremybenn
              Or1ksim: The OpenRISC 1000 Architectural Simulator
2
              ==================================================
3
 
4
 
5 127 jeremybenn
New in release 0.4.0rc2
6
=======================
7 107 jeremybenn
 
8
No new features are provided, pending full release of 0.4.0.
9
 
10 124 jeremybenn
The configuration options --enable-arith-flag and --enable-ov-flag have been
11
removed, since they were the source of bugs, notably Bugs 1782, 1783 and 1784.
12
 
13 127 jeremybenn
The configuration option --enable-unsigned-xori has been added to allow a
14
conditional solution to Bug 1790.
15
 
16 107 jeremybenn
The following bugs are fixed.
17
* Bug 1770: l.div does not set carry or give correct exception.
18 114 jeremybenn
* Bug 1771: l.add* do not correctly set the overflow flag.
19 115 jeremybenn
* Bug 1772: l.fl1 not implemented.
20 116 jeremybenn
* Bug 1773: l.maci not correctly implemented.
21 118 jeremybenn
* Bug 1774: l.mulu not implemented.
22 121 jeremybenn
* Bug 1775: l.jalr and l.jr don't trigger alignment exceptions.
23 114 jeremybenn
* Bug 1776: l.addic is not implemented.
24 122 jeremybenn
* Bug 1777: l.macrc not correctly implemented.
25
* Bug 1778: l.ror and l.rori are not implemented.
26 123 jeremybenn
* Bug 1779: l.mtspr implementation is incorrect.
27 124 jeremybenn
* Bug 1782: Or1ksim setting of overflow flag is wrong.
28
* Bug 1783: Or1ksim definition of overflow is wrong.
29
* Bug 1784: Or1ksim does not trigger overflow exceptions.
30 127 jeremybenn
* Bug 1790: l.xori implementation is incorrect.
31 107 jeremybenn
 
32
The following bugs are either cannot be reproduced or will not be fixed.
33
 
34
The following bugs are outstanding
35 114 jeremybenn
* Bug 1758: Memory controller issues. Workaround in the user guide.
36 107 jeremybenn
 
37
 
38 104 jeremybenn
New in release 0.4.0rc1
39
=======================
40 85 jeremybenn
 
41 86 jeremybenn
The following new features are provided.
42 85 jeremybenn
* testbench now renamed testsuite and fully integrated using DejaGNU.
43
  "make check" now works correctly if the OpenRISC toolchain is installed.
44 86 jeremybenn
* New configuration flag --enable-all-tests to enable building of incomplete
45
  tests with "make check".
46 104 jeremybenn
* The library offers an interface via modelled JTAG
47
* Single precision floating point is available.
48 85 jeremybenn
 
49 86 jeremybenn
The user guide is updated.
50
 
51
The following feature requests have been accepted.
52 104 jeremybenn
* Feature  413: ORFPX32 single precision floating point now supported.
53 85 jeremybenn
* Feature  469: Icache tags now intialized as invalid.
54
* Feature 1673: Or1ksim now builds on Mac OS X.
55
* Feature 1678: download, patch and build dirs removed from SVN.
56
 
57 86 jeremybenn
The following feature requests have been rejected.
58 85 jeremybenn
* Feature  399: Writeable SR_LEE bit will not be provided.
59
* Feature  409: Separate ELF loader library already exists in binutils.
60
* Feature  586: Ignoring HW breakpoints is already possible.
61
 
62 89 jeremybenn
The following bugs are fixed.
63
* Bug  534: Test suite fixed (see above).
64
* Bug 1710: mprofile now handles mode args correctly.
65
* Bug 1723: PS2 keyboard error message clearer if RX file won't open.
66 104 jeremybenn
* Bug 1733: Or1ksim now accepts ELF image when working through RSP.
67
* Bug 1767: l.lws is not recognized as an opcode.
68 85 jeremybenn
 
69 89 jeremybenn
The following bugs are either cannot be reproduced or will not be fixed.
70
 
71 104 jeremybenn
The following bugs are outstanding
72
* Bug 1758: Memory controller issues. Workaround in the user guide.
73 89 jeremybenn
 
74 104 jeremybenn
 
75 19 jeremybenn
New in release 0.3.0
76 85 jeremybenn
====================
77
 
78 19 jeremybenn
* No new features or bugs. This is the full release based on rc3.
79
 
80
New in release 0.3.0rc3
81 85 jeremybenn
=======================
82
 
83 19 jeremybenn
* Bug 376 fixed: 32 interrupts now supported
84
* Bug 377 fixed: Level triggered interrupts now work correctly
85
* Bug 378 fixed: xterm UART now works with RSP
86
* Bug 379 fixed: RSP performance improved
87
* Bug 380 fixed: GDB 6.8 stepi now works through Or1ksim JTAG interface
88
* Bug 398 fixed: Lack of support for LEE bit in SR documented
89
* Bug 415 fixed: NPC behavior on writing optionally matches real HW
90
* Bug 418 fixed: All library up calls are host-endian
91
 
92
* Feature 395 added: Boot from 0xf0000000 now enabled.
93
* Feature 408 added: Image file may be NULL for or1ksim_init.
94
* Feature 410 added: RSP now clears sigval on unstalling the processor.
95
* Feature 417 added: Or1ksim prints out its version on startup.
96
 
97
New in release 0.3.0rc2
98 85 jeremybenn
=======================
99
 
100 19 jeremybenn
* A number of bug fixes
101
* Updates to user guide
102
 
103
New in release 0.3.0rc1
104 85 jeremybenn
=======================
105
 
106 19 jeremybenn
* Numerous bug fixes (see the OpenRISC tracker and the ChangeLog file)
107
* User Guide
108
* Consistent coding style and file naming throughout
109
* Support for external SystemC models
110
 
111 85 jeremybenn
New in release 1.9 (old style numbering)
112
========================================
113 19 jeremybenn
 
114
* support for binary COFF
115
* generation of verilog memory models (used when you want to run simulation
116
of OpenRISC processor cores)
117
 
118 85 jeremybenn
New in release 1.2 (old style numbering)
119
========================================
120 19 jeremybenn
 
121
* support for OR16 ISA
122
 
123 85 jeremybenn
New in release 1.1 (old style numbering)
124
========================================
125 19 jeremybenn
 
126
 * First release

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.