OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or1k/] [spr-dump.c] - Blame information for rev 170

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jeremybenn 
/* spr_dump.c -- Dump given spr in human readable form
2 
 
3 
   Copyright (C) 2005 György `nog' Jeney, nog@sdf.lonestar.org
4 
   Copyright (C) 2008 Embecosm Limited
5 
 
6 
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
7 
 
8 
   This file is part of OpenRISC 1000 Architectural Simulator.
9 
 
10 
   This program is free software; you can redistribute it and/or modify it
11 
   under the terms of the GNU General Public License as published by the Free
12 
   Software Foundation; either version 3 of the License, or (at your option)
13 
   any later version.
14 
 
15 
   This program is distributed in the hope that it will be useful, but WITHOUT
16 
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17 
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
18 
   more details.
19 
 
20 
   You should have received a copy of the GNU General Public License along
21 
   with this program.  If not, see <http://www.gnu.org/licenses/>. */
22 
 
23 
/* This program is commented throughout in a fashion suitable for processing
24 
   with Doxygen. */
25 
 
26 
 
27 
/* Autoconf and/or portability configuration */
28 
#include "config.h"
29 
#include "port.h"
30 
 
31 
/* System includes */
32 
#include <stdio.h>
33 
 
34 
/* Package includes */
35 
#include "arch.h"
36 
#include "spr-defs.h"
37 
#include "debug.h"
38 
#include "misc.h"
39 
 
40 
 
41 
struct spr_bit_def {
42 
  const char *name;
43 
  uorreg_t mask;
44 
};
45 
 
46 
struct spr_def {
47 
  uint16_t from_spr;
48 
  uint16_t to_spr;
49 
  const char *name;
50 
  const struct spr_bit_def *bits;
51 
};
52 
 
53 
/* One value spr */
54 
static const struct spr_bit_def spr_one_val[] = {
55 
 { "", 0xffffffff },
56 
 { NULL, 0 } };
57 
 
58 
/*---------------------------------------------------------[ System group ]---*/
59 
/* Supervisor register */
60 
static const struct spr_bit_def spr_sr[] = {
61 
 { "SR_SM",    SPR_SR_SM    },
62 
 { "SR_TEE",   SPR_SR_TEE   },
63 
 { "SR_IEE",   SPR_SR_IEE   },
64 
 { "SR_DCE",   SPR_SR_DCE   },
65 
 { "SR_ICE",   SPR_SR_ICE   },
66 
 { "SR_DME",   SPR_SR_DME   },
67 
 { "SR_IME",   SPR_SR_IME   },
68 
 { "SR_LEE",   SPR_SR_IME   },
69 
 { "SR_CE",    SPR_SR_CE    },
70 
 { "SR_F",     SPR_SR_F     },
71 
 { "SR_CY",    SPR_SR_CY    },
72 
 { "SR_OV",    SPR_SR_OV    },
73 
 { "SR_OVE",   SPR_SR_OVE   },
74 
 { "SR_DSX",   SPR_SR_DSX   },
75 
 { "SR_EPH",   SPR_SR_EPH   },
76 
 { "SR_FO",    SPR_SR_FO    },
77 
 { "SR_SUMRA", SPR_SR_SUMRA },
78 
 { "SR_RES",   SPR_SR_RES   },
79 
 { "SR_CID",   SPR_SR_CID   },
80 
 { NULL,       0            } };
81 
 
82 
/* Version register */
83 
static const struct spr_bit_def spr_vr[] = {
84 
 { "VR_VER", SPR_VR_VER },
85 
 { "VR_REV", SPR_VR_REV },
86 
 { NULL,     0          } };
87 
 
88 
/* upr register */
89 
static const struct spr_bit_def spr_upr[] = {
90 
 { "UPR_UP",   SPR_UPR_UP   },
91 
 { "UPR_DCP",  SPR_UPR_DCP  },
92 
 { "UPR_ICP",  SPR_UPR_ICP  },
93 
 { "UPR_DMP",  SPR_UPR_DMP  },
94 
 { "UPR_IMP",  SPR_UPR_IMP  },
95 
 { "UPR_MP",   SPR_UPR_MP   },
96 
 { "UPR_DUP",  SPR_UPR_DUP  },
97 
 { "UPR_PCUP", SPR_UPR_PCUP },
98 
 { "UPR_PMP",  SPR_UPR_PMP  },
99 
 { "UPR_PICP", SPR_UPR_PICP },
100 
 { "UPR_TTP",  SPR_UPR_TTP  },
101 
 { "UPR_RES",  SPR_UPR_RES  },
102 
 { "UPR_CUP",  SPR_UPR_CUP  },
103 
 { NULL,       0            } };
104 
 
105 
/* CPUCFGR register */
106 
static const struct spr_bit_def spr_cpucfgr[] = {
107 
 { "CPUCFGR_OB32S", SPR_CPUCFGR_OB32S },
108 
 { "CPUCFGR_OB64S", SPR_CPUCFGR_OB64S },
109 
 { "CPUCFGR_OF32S", SPR_CPUCFGR_OF32S },
110 
 { "CPUCFGR_OF64S", SPR_CPUCFGR_OF64S },
111 
 { "CPUCFGR_OV64S", SPR_CPUCFGR_OV64S },
112 
 { NULL,            0                 } };
113 
 
114 
/* dmmucfgr register */
115 
static const struct spr_bit_def spr_dmmucfgr[] = {
116 
 { "DMMUCFGR_NTW", SPR_DMMUCFGR_NTW },
117 
 { "DMMUCFGR_NTS", SPR_DMMUCFGR_NTS },
118 
 { "DMMUCFGR_NAE", SPR_DMMUCFGR_NAE },
119 
 { "DMMUCFGR_CRI", SPR_DMMUCFGR_CRI },
120 
 { "DMMUCFGR_PRI", SPR_DMMUCFGR_PRI },
121 
 { "DMMUCFGR_TEIRI", SPR_DMMUCFGR_TEIRI },
122 
 { "DMMUCFGR_HTR", SPR_DMMUCFGR_HTR },
123 
 { NULL, 0 } };
124 
 
125 
/* immucfgr register */
126 
static const struct spr_bit_def spr_immucfgr[] = {
127 
 { "IMMUCFGR_NTW", SPR_IMMUCFGR_NTW },
128 
 { "IMMUCFGR_NTS", SPR_IMMUCFGR_NTS },
129 
 { "IMMUCFGR_NAE", SPR_IMMUCFGR_NAE },
130 
 { "IMMUCFGR_CRI", SPR_IMMUCFGR_CRI },
131 
 { "IMMUCFGR_PRI", SPR_IMMUCFGR_PRI },
132 
 { "IMMUCFGR_TEIRI", SPR_IMMUCFGR_TEIRI },
133 
 { "IMMUCFGR_HTR", SPR_IMMUCFGR_HTR },
134 
 { NULL, 0 } };
135 
 
136 
/* dccfgr register */
137 
static const struct spr_bit_def spr_dccfgr[] = {
138 
 { "DCCFGR_NCW", SPR_DCCFGR_NCW },
139 
 { "DCCFGR_NCS", SPR_DCCFGR_NCS },
140 
 { "DCCFGR_CBS", SPR_DCCFGR_CBS },
141 
 { "DCCFGR_CWS", SPR_DCCFGR_CWS },
142 
 { "DCCFGR_CCRI", SPR_DCCFGR_CCRI },
143 
 { "DCCFGR_CBIRI", SPR_DCCFGR_CBIRI },
144 
 { "DCCFGR_CBPRI", SPR_DCCFGR_CBPRI },
145 
 { "DCCFGR_CBLRI", SPR_DCCFGR_CBLRI },
146 
 { "DCCFGR_CBFRI", SPR_DCCFGR_CBFRI },
147 
 { "DCCFGR_CBWBRI", SPR_DCCFGR_CBWBRI },
148 
 { NULL, 0 } };
149 
 
150 
/* iccfgr register */
151 
static const struct spr_bit_def spr_iccfgr[] = {
152 
 { "ICCFGR_NCW", SPR_ICCFGR_NCW },
153 
 { "ICCFGR_NCS", SPR_ICCFGR_NCS },
154 
 { "ICCFGR_CBS", SPR_ICCFGR_CBS },
155 
 { "ICCFGR_CCRI", SPR_ICCFGR_CCRI },
156 
 { "ICCFGR_CBIRI", SPR_ICCFGR_CBIRI },
157 
 { "ICCFGR_CBPRI", SPR_ICCFGR_CBPRI },
158 
 { "ICCFGR_CBLRI", SPR_ICCFGR_CBLRI },
159 
 { NULL, 0 } };
160 
 
161 
/* DCFGR register */
162 
static const struct spr_bit_def spr_dcfgr[] = {
163 
 { "DCFGR_NDP",  SPR_DCFGR_NDP  },
164 
 { "DCFGR_WPCI", SPR_DCFGR_WPCI },
165 
 { NULL,         0              } };
166 
 
167 
/* System group */
168 
static const struct spr_def spr_sys_group[] = {
169 
 /* 000-000 */ { 0x000, 0x000, "SPR_VR",       spr_vr       },
170 
 /* 001-001 */ { 0x001, 0x001, "SPR_UPR",      spr_upr      },
171 
 /* 002-002 */ { 0x002, 0x002, "SPR_CPUCFGR",  spr_cpucfgr  },  /* JPB */
172 
 /* 003-003 */ { 0x003, 0x003, "SPR_DMMUCFGR", spr_dmmucfgr },
173 
 /* 004-004 */ { 0x004, 0x004, "SPR_IMMUCFGR", spr_immucfgr },
174 
 /* 005-005 */ { 0x005, 0x005, "SPR_DCCFGR",   spr_dccfgr   },
175 
 /* 006-006 */ { 0x006, 0x006, "SPR_ICCFGR",   spr_iccfgr   },
176 
 /* 007-007 */ { 0x007, 0x007, "SPR_DCFGR",    spr_dcfgr    },  /* JPB */
177 
 /* 010-010 */ { 0x010, 0x010, "SPR_NPC",      spr_one_val  },
178 
 /* 011-011 */ { 0x011, 0x011, "SPR_SR",       spr_sr       },
179 
 /* 012-012 */ { 0x012, 0x012, "SPR_PPC",      spr_one_val  },
180 
 /* 020-02f */ { 0x020, 0x02f, "SPR_EPCR(%i)", spr_one_val  },
181 
 /* 030-03f */ { 0x030, 0x03f, "SPR_EEAR(%i)", spr_one_val  },
182 
 /* 040-04f */ { 0x040, 0x04f, "SPR_ESR(%i)",  spr_sr       },
183 
 /* 400-41f */ { 0x400, 0x41f, "GPR(%i)",      spr_one_val  },
184 
 /* ------- */ { -1,    -1,    NULL,           NULL         } };
185 
 
186 
/*-----------------------------------------------------------[ DMMU group ]---*/
187 
/* Data MMU conrtol reg */
188 
static const struct spr_bit_def spr_dmmucr[] = {
189 
 { "DMMUCR_P2S", SPR_DMMUCR_P2S },
190 
 { "DMMUCR_P1S", SPR_DMMUCR_P1S },
191 
 { "DMMUCR_VADDR_WIDTH", SPR_DMMUCR_VADDR_WIDTH },
192 
 { "DMMUCR_PADDR_WIDTH", SPR_DMMUCR_PADDR_WIDTH },
193 
 { NULL, 0 } };
194 
 
195 
/* dtlbmr register */
196 
static const struct spr_bit_def spr_dtlbmr[] = {
197 
 { "DTLBMR_V", SPR_DTLBMR_V },
198 
 { "DTLBMR_PL1", SPR_DTLBMR_PL1 },
199 
 { "DTLBMR_CID", SPR_DTLBMR_CID },
200 
 { "DTLBMR_LRU", SPR_DTLBMR_LRU },
201 
 { "DTLBMR_VPN", SPR_DTLBMR_VPN },
202 
 { NULL, 0 } };
203 
 
204 
/* dtlbtr register */
205 
static const struct spr_bit_def spr_dtlbtr[] = {
206 
 { "DTLBTR_CC", SPR_DTLBTR_CC },
207 
 { "DTLBTR_CI", SPR_DTLBTR_CI },
208 
 { "DTLBTR_WBC", SPR_DTLBTR_WBC },
209 
 { "DTLBTR_WOM", SPR_DTLBTR_WOM },
210 
 { "DTLBTR_A", SPR_DTLBTR_A },
211 
 { "DTLBTR_D", SPR_DTLBTR_D },
212 
 { "DTLBTR_URE", SPR_DTLBTR_URE },
213 
 { "DTLBTR_UWE", SPR_DTLBTR_UWE },
214 
 { "DTLBTR_SRE", SPR_DTLBTR_SRE },
215 
 { "DTLBTR_SWE", SPR_DTLBTR_SWE },
216 
 { "DTLBTR_PPN", SPR_DTLBTR_PPN },
217 
 { NULL, 0 } };
218 
 
219 
/* DMMU group */
220 
static const struct spr_def spr_dmmu_group[] = {
221 
 /* 000-000 */ { 0, 0, "SPR_DMMUCR", spr_dmmucr },
222 
 /* 200-27f */ { 0x200, 0x27f, "SPR_DTLBMR way 0 set %i", spr_dtlbmr },
223 
 /* 280-2ff */ { 0x280, 0x2ff, "SPR_DTLBTR way 0 set %i", spr_dtlbtr },
224 
 /* 300-37f */ { 0x300, 0x37f, "SPR_DTLBMR way 1 set %i", spr_dtlbmr },
225 
 /* 380-3ff */ { 0x380, 0x3ff, "SPR_DTLBTR way 1 set %i", spr_dtlbtr },
226 
 /* 400-47f */ { 0x400, 0x47f, "SPR_DTLBMR way 2 set %i", spr_dtlbmr },
227 
 /* 480-4ff */ { 0x480, 0x4ff, "SPR_DTLBTR way 2 set %i", spr_dtlbtr },
228 
 /* 500-57f */ { 0x500, 0x57f, "SPR_DTLBMR way 3 set %i", spr_dtlbmr },
229 
 /* 580-5ff */ { 0x580, 0x5ff, "SPR_DTLBTR way 3 set %i", spr_dtlbtr },
230 
 /* ------- */ { -1, -1, NULL, NULL } };
231 
 
232 
/*-----------------------------------------------------------[ IMMU group ]---*/
233 
/* Instruction MMU conrtol reg */
234 
static const struct spr_bit_def spr_immucr[] = {
235 
 { "IMMUCR_P2S", SPR_IMMUCR_P2S },
236 
 { "IMMUCR_P1S", SPR_IMMUCR_P1S },
237 
 { "IMMUCR_VADDR_WIDTH", SPR_IMMUCR_VADDR_WIDTH },
238 
 { "IMMUCR_PADDR_WIDTH", SPR_IMMUCR_PADDR_WIDTH },
239 
 { NULL, 0 } };
240 
 
241 
/* itlbmr register */
242 
static const struct spr_bit_def spr_itlbmr[] = {
243 
 { "ITLBMR_V", SPR_ITLBMR_V },
244 
 { "ITLBMR_PL1", SPR_ITLBMR_PL1 },
245 
 { "ITLBMR_CID", SPR_ITLBMR_CID },
246 
 { "ITLBMR_LRU", SPR_ITLBMR_LRU },
247 
 { "ITLBMR_VPN", SPR_ITLBMR_VPN },
248 
 { NULL, 0 } };
249 
 
250 
/* itlbtr register */
251 
static const struct spr_bit_def spr_itlbtr[] = {
252 
 { "ITLBTR_CC", SPR_ITLBTR_CC },
253 
 { "ITLBTR_CI", SPR_ITLBTR_CI },
254 
 { "ITLBTR_WBC", SPR_ITLBTR_WBC },
255 
 { "ITLBTR_WOM", SPR_ITLBTR_WOM },
256 
 { "ITLBTR_A", SPR_ITLBTR_A },
257 
 { "ITLBTR_D", SPR_ITLBTR_D },
258 
 { "ITLBTR_URE", SPR_ITLBTR_SXE },
259 
 { "ITLBTR_UWE", SPR_ITLBTR_UXE },
260 
 { "ITLBTR_PPN", SPR_ITLBTR_PPN },
261 
 { NULL, 0 } };
262 
 
263 
/* IMMU group */
264 
static const struct spr_def spr_immu_group[] = {
265 
 /* 000-000 */ { 0, 0, "SPR_IMMUCR", spr_immucr },
266 
 /* 200-27f */ { 0x200, 0x27f, "SPR_ITLBMR way 0 set %i", spr_itlbmr },
267 
 /* 280-2ff */ { 0x280, 0x2ff, "SPR_ITLBTR way 0 set %i", spr_itlbtr },
268 
 /* 300-37f */ { 0x300, 0x37f, "SPR_ITLBMR way 1 set %i", spr_itlbmr },
269 
 /* 380-3ff */ { 0x380, 0x3ff, "SPR_ITLBTR way 1 set %i", spr_itlbtr },
270 
 /* 400-47f */ { 0x400, 0x47f, "SPR_ITLBMR way 2 set %i", spr_itlbmr },
271 
 /* 480-4ff */ { 0x480, 0x4ff, "SPR_ITLBTR way 2 set %i", spr_itlbtr },
272 
 /* 500-57f */ { 0x500, 0x57f, "SPR_ITLBMR way 3 set %i", spr_itlbmr },
273 
 /* 580-5ff */ { 0x580, 0x5ff, "SPR_ITLBTR way 3 set %i", spr_itlbtr },
274 
 /* ------- */ { -1, -1, NULL, NULL } };
275 
 
276 
/*-----------------------------------------------------[ Data cache group ]---*/
277 
static const struct spr_bit_def spr_dccr[] = {
278 
 { "DCCR_EW", SPR_DCCR_EW },
279 
 { NULL, 0 } };
280 
 
281 
static const struct spr_def spr_dc_group[] = {
282 
 /* 000-000 */ { 0x000, 0x000, "SPR_DCCR", spr_dccr },
283 
 /* 001-001 */ { 0x001, 0x001, "SPR_DCBPR", spr_one_val },
284 
 /* 002-002 */ { 0x002, 0x002, "SPR_DCBFR", spr_one_val },
285 
 /* 003-003 */ { 0x003, 0x003, "SPR_DCBIR", spr_one_val },
286 
 /* 004-004 */ { 0x004, 0x004, "SPR_DCBWR", spr_one_val },
287 
 /* 005-005 */ { 0x005, 0x005, "SPR_DCBLR", spr_one_val },
288 
 /* 200-3ff */ { 0x200, 0x3ff, "SPR_DCR way 0 set %i", spr_one_val },
289 
 /* 400-5ff */ { 0x400, 0x5ff, "SPR_DCR way 1 set %i", spr_one_val },
290 
 /* 600-7ff */ { 0x600, 0x7ff, "SPR_DCR way 2 set %i", spr_one_val },
291 
 /* 800-9ff */ { 0x800, 0x9ff, "SPR_DCR way 3 set %i", spr_one_val },
292 
 /* ------- */ { -1, -1, NULL, NULL } };
293 
 
294 
/*----------------------------------------------[ Instruction cache group ]---*/
295 
static const struct spr_bit_def spr_iccr[] = {
296 
 { "ICCR_EW", SPR_ICCR_EW },
297 
 { NULL, 0 } };
298 
 
299 
static const struct spr_def spr_ic_group[] = {
300 
 /* 000-000 */ { 0x000, 0x000, "SPR_ICCR", spr_iccr },
301 
 /* 001-001 */ { 0x001, 0x001, "SPR_ICBPR", spr_one_val },
302 
 /* 002-002 */ { 0x002, 0x002, "SPR_ICBFR", spr_one_val },
303 
 /* 003-003 */ { 0x003, 0x003, "SPR_ICBIR", spr_one_val },
304 
 /* 200-3ff */ { 0x200, 0x3ff, "SPR_ICR way 0 set %i", spr_one_val },
305 
 /* 400-5ff */ { 0x400, 0x5ff, "SPR_ICR way 1 set %i", spr_one_val },
306 
 /* 600-7ff */ { 0x600, 0x7ff, "SPR_ICR way 2 set %i", spr_one_val },
307 
 /* 800-9ff */ { 0x800, 0x9ff, "SPR_ICR way 3 set %i", spr_one_val },
308 
 /* ------- */ { -1, -1, NULL, NULL } };
309 
 
310 
/*------------------------------------------------------------[ MAC group ]---*/
311 
static const struct spr_def spr_mac_group[] = {
312 
 /* 1-1 */ { 0x1, 0x1, "SPR_MACLO", spr_one_val },
313 
 /* 2-2 */ { 0x2, 0x2, "SPR_MACHI", spr_one_val },
314 
 /* ------- */ { -1, -1, NULL, NULL } };
315 
 
316 
/*----------------------------------------------------------[ Debug group ]---*/
317 
/* dmr1 register */
318 
static const struct spr_bit_def spr_dmr1[] = {
319 
 { "DMR1_CW0",  SPR_DMR1_CW0  },
320 
 { "DMR1_CW1",  SPR_DMR1_CW1  },
321 
 { "DMR1_CW2",  SPR_DMR1_CW2  },
322 
 { "DMR1_CW3",  SPR_DMR1_CW3  },
323 
 { "DMR1_CW4",  SPR_DMR1_CW4  },
324 
 { "DMR1_CW5",  SPR_DMR1_CW5  },
325 
 { "DMR1_CW6",  SPR_DMR1_CW6  },
326 
 { "DMR1_CW7",  SPR_DMR1_CW7  },
327 
 { "DMR1_CW8",  SPR_DMR1_CW8  },
328 
 { "DMR1_CW9",  SPR_DMR1_CW9  },
329 
 { "DMR1_RES1", SPR_DMR1_RES1 },
330 
 { "DMR1_ST",   SPR_DMR1_ST   },
331 
 { "DMR1_BT",   SPR_DMR1_BT   },
332 
 { "DMR1_RES2", SPR_DMR1_RES2 },
333 
 { NULL,        0             } };
334 
 
335 
/* dmr2 register */
336 
static const struct spr_bit_def spr_dmr2[] = {
337 
 { "DMR2_WCE0", SPR_DMR2_WCE0 },
338 
 { "DMR2_WCE1", SPR_DMR2_WCE1 },
339 
 { "DMR2_AWTC", SPR_DMR2_AWTC },
340 
 { "DMR2_WGB",  SPR_DMR2_WGB  },
341 
 { "DMR2_WBS",  SPR_DMR2_WBS  },        /* JPB */
342 
 { NULL,        0             } };
343 
 
344 
/* dwcr register */
345 
static const struct spr_bit_def spr_dwcr[] = {
346 
 { "DWCR_COUNT", SPR_DWCR_COUNT },
347 
 { "DWCR_MATCH", SPR_DWCR_MATCH },
348 
 { NULL, 0 } };
349 
 
350 
/* dsr register */
351 
static const struct spr_bit_def spr_dsr[] = {
352 
 { "DSR_RSTE", SPR_DSR_RSTE },
353 
 { "DSR_BUSE", SPR_DSR_BUSEE },
354 
 { "DSR_DPFE", SPR_DSR_DPFE },
355 
 { "DSR_IPFE", SPR_DSR_IPFE },
356 
 { "DSR_TTE", SPR_DSR_TTE },
357 
 { "DSR_AE", SPR_DSR_AE },
358 
 { "DSR_IIE", SPR_DSR_IIE },
359 
 { "DSR_IE", SPR_DSR_IE },
360 
 { "DSR_DME", SPR_DSR_DME },
361 
 { "DSR_IME", SPR_DSR_IME },
362 
 { "DSR_RE", SPR_DSR_RE },
363 
 { "DSR_SCE", SPR_DSR_SCE },
364 
 { "DSR_FPE", SPR_DSR_FPE },
365 
 { "DSR_TE", SPR_DSR_TE },
366 
 { NULL, 0 } };
367 
 
368 
/* drr register */
369 
static const struct spr_bit_def spr_drr[] = {
370 
 { "DRR_RSTE", SPR_DRR_RSTE },
371 
 { "DRR_BUSE", SPR_DRR_BUSEE },
372 
 { "DRR_DPFE", SPR_DRR_DPFE },
373 
 { "DRR_IPFE", SPR_DRR_IPFE },
374 
 { "DRR_TTE", SPR_DRR_TTE },
375 
 { "DRR_AE", SPR_DRR_AE },
376 
 { "DRR_IIE", SPR_DRR_IIE },
377 
 { "DRR_IE", SPR_DRR_IE },
378 
 { "DRR_DME", SPR_DRR_DME },
379 
 { "DRR_IME", SPR_DRR_IME },
380 
 { "DRR_RE", SPR_DRR_RE },
381 
 { "DRR_SCE", SPR_DRR_SCE },
382 
 { "DRR_TE", SPR_DRR_TE },
383 
 { NULL, 0 } };
384 
 
385 
/* Debug group */
386 
static const struct spr_def spr_d_group[] = {
387 
#if 0
388 
 /* 00-07 */ { 0x00, 0x07, "SPR_DVR(%i)", spr_dvr },
389 
 /* 08-0f */ { 0x08, 0x0f, "SPR_DCR(%i)", spr_dcr },
390 
#endif
391 
 /* 10-10 */ { 0x10, 0x10, "SPR_DMR1", spr_dmr1 },
392 
 /* 11-11 */ { 0x11, 0x11, "SPR_DMR2", spr_dmr2 },
393 
 /* 12-12 */ { 0x12, 0x12, "SPR_DWCR0", spr_dwcr },
394 
 /* 13-13 */ { 0x13, 0x13, "SPR_DWCR1", spr_dwcr },
395 
 /* 14-14 */ { 0x14, 0x14, "SPR_DSR", spr_dsr },
396 
 /* 15-15 */ { 0x15, 0x15, "SPR_DRR", spr_drr },
397 
 /* ----- */ { -1, -1, NULL, NULL } };
398 
 
399 
/*-------------------------------------------[ Performance counters group ]---*/
400 
static const struct spr_bit_def spr_pcmr[] = {
401 
 { "PCMR_CP", SPR_PCMR_CP },
402 
 { "PCMR_UMRA", SPR_PCMR_UMRA },
403 
 { "PCMR_CISM", SPR_PCMR_CISM },
404 
 { "PCMR_CIUM", SPR_PCMR_CIUM },
405 
 { "PCMR_LA", SPR_PCMR_LA },
406 
 { "PCMR_SA", SPR_PCMR_SA },
407 
 { "PCMR_IF", SPR_PCMR_IF },
408 
 { "PCMR_DCM", SPR_PCMR_DCM },
409 
 { "PCMR_ICM", SPR_PCMR_ICM },
410 
 { "PCMR_IFS", SPR_PCMR_IFS },
411 
 { "PCMR_LSUS", SPR_PCMR_LSUS },
412 
 { "PCMR_BS", SPR_PCMR_BS },
413 
 { "PCMR_DTLBM", SPR_PCMR_DTLBM },
414 
 { "PCMR_ITLBM", SPR_PCMR_ITLBM },
415 
 { "PCMR_DDS", SPR_PCMR_DDS },
416 
 { "PCMR_WPE", SPR_PCMR_WPE },
417 
 { NULL, 0 } };
418 
 
419 
static const struct spr_def spr_pc_group[] = {
420 
 /* 00-07 */ { 0x00, 0x07, "PCCR", spr_one_val },
421 
 /* 08-0f */ { 0x08, 0x0f, "PCMR", spr_pcmr },
422 
 /* ----- */ { -1, -1, NULL, NULL } };
423 
 
424 
/*------------------------------------------------[ Power managment group ]---*/
425 
static const struct spr_bit_def spr_pmr[] = {
426 
 { "PMR_SDF", SPR_PMR_SDF },
427 
 { "PMR_DME", SPR_PMR_DME },
428 
 { "PMR_SME", SPR_PMR_SME },
429 
 { "PMR_DCGE", SPR_PMR_DCGE },
430 
 { "PMR_SUME", SPR_PMR_SUME },
431 
 { NULL, 0 } };
432 
 
433 
static const struct spr_def spr_pm_group[] = {
434 
 /* 0-0 */ { 0x0, 0x0, "SPR_PMR", spr_pmr },
435 
 /* --- */ { -1, -1, NULL, NULL } };
436 
 
437 
/*------------------------------------------------------------[ PIC group ]---*/
438 
/* picmr register */
439 
static const struct spr_bit_def spr_picmr[] = {
440 
 { "PICMR_IUM", SPR_PICMR_IUM },
441 
 { NULL, 0 } };
442 
 
443 
static const struct spr_def spr_pic_group[] = {
444 
 /* 0-0 */ { 0, 0, "PICMR", spr_picmr },
445 
 /* 2-2 */ { 2, 2, "PICSR", spr_one_val },
446 
 /* --- */ { -1, -1, NULL, NULL } };
447 
 
448 
/*-----------------------------------------------------[ Tick timer group ]---*/
449 
static const struct spr_bit_def spr_ttmr[] = {
450 
 { "TTMR_PERIOD", SPR_TTMR_PERIOD },
451 
 { "TTMR_IP", SPR_TTMR_IP },
452 
 { "TTMR_IE", SPR_TTMR_IE },
453 
 { "TTMR_M", SPR_TTMR_M },
454 
 { NULL, 0 } };
455 
 
456 
static const struct spr_def spr_tt_group[] = {
457 
 /* 0-0 */ { 0, 0, "TTMR", spr_ttmr },
458 
 /* 1-1 */ { 0, 0, "TTCR", spr_one_val },
459 
 /* --- */ { -1, -1, NULL, NULL } };
460 
 
461 
/* Spr groups */
462 
static const struct spr_def *spr_groups[] = {
463 
 /* 00 */ spr_sys_group,
464 
 /* 01 */ spr_dmmu_group,
465 
 /* 02 */ spr_immu_group,
466 
 /* 03 */ spr_dc_group,
467 
 /* 04 */ spr_ic_group,
468 
 /* 05 */ spr_mac_group,
469 
 /* 06 */ spr_d_group,
470 
 /* 07 */ spr_pc_group,
471 
 /* 08 */ spr_pm_group,
472 
 /* 09 */ spr_pic_group,
473 
 /* 0a */ spr_tt_group };
474 
 
475 
/* Should be long enough for everything */
476 
static char ret_spr[1000];
477 
 
478 
/* Dumps the given spr in nice, human readable form */
479 
char *dump_spr(uint16_t spr, uorreg_t spr_val)
480 
{
481 
  const struct spr_def *spr_def;
482 
  uint16_t spr_in_group = spr & (MAX_SPRS_PER_GRP - 1);
483 
  uint16_t spr_group = spr >> MAX_SPRS_PER_GRP_BITS;
484 
  const struct spr_bit_def *spr_bit_def;
485 
 
486 
  int first_bit = 1;
487 
  int i;
488 
  uorreg_t tmp;
489 
 
490 
  spr_def = spr_groups[spr_group];
491 
 
492 
  /* Find the given spr */
493 
  for(; spr_def->from_spr != 0xffff; spr_def++) {
494 
    if((spr_def->from_spr <= spr_in_group) && (spr_def->to_spr >= spr_in_group))
495 
      break;
496 
  }
497 
 
498 
  if(spr_def->from_spr == 0xffff) {
499 
    sprintf(ret_spr, "Spr %"PRIx16", group %"PRIx16" = 0x%"PRIxREG"\n",
500 
            spr_in_group, spr_group, spr_val);
501 
    return ret_spr;
502 
  }
503 
 
504 
  /* Decode the spr bits and show them in a pretty format */
505 
  if(spr_def->from_spr == spr_def->to_spr)
506 
    sprintf(ret_spr, "%s", spr_def->name);
507 
  else
508 
    sprintf(ret_spr, spr_def->name, spr_in_group - spr_def->from_spr);
509 
  strcat(ret_spr, " = ");
510 
 
511 
  /* First get all the single-bit bit fields and dump them */
512 
  for(spr_bit_def = spr_def->bits; spr_bit_def->name; spr_bit_def++) {
513 
    if(!is_power2(spr_bit_def->mask))
514 
      continue;
515 
 
516 
    if(!(spr_bit_def->mask & spr_val))
517 
      continue;
518 
 
519 
    if(!first_bit)
520 
      strcat(ret_spr, " | ");
521 
    else
522 
      first_bit = 0;
523 
    strcat(ret_spr, spr_bit_def->name);
524 
  }
525 
 
526 
  /* Now dump all the multi-bit bit fields */
527 
  for(spr_bit_def = spr_def->bits; spr_bit_def->name; spr_bit_def++) {
528 
    if(is_power2(spr_bit_def->mask))
529 
      continue;
530 
    if(!first_bit)
531 
      strcat(ret_spr, " | ");
532 
    else
533 
      first_bit = 0;
534 
    for(tmp = spr_bit_def->mask, i = 0; !(tmp & 1); i++)
535 
      tmp >>= 1;
536 
 
537 
    sprintf(ret_spr, "%s%s = %" PRIxREG, ret_spr, spr_bit_def->name,
538 
            (spr_val >> i) & tmp);
539 
  }
540 
  return ret_spr;
541 
}
542 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.