URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
[/] [openrisc/] [trunk/] [or1ksim/] [cuc/] [Makefile.am] - Blame information for rev 19
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
19 |
jeremybenn |
# Makefile -- Makefile for cpu architecture independent simulation
|
| 2 |
|
|
# Copyright (C) 2002 Marko Mlinar, markom@opencores.org
|
| 3 |
|
|
#
|
| 4 |
|
|
# This file is part of OpenRISC 1000 Architectural Simulator.
|
| 5 |
|
|
#
|
| 6 |
|
|
# This program is free software; you can redistribute it and/or modify
|
| 7 |
|
|
# it under the terms of the GNU General Public License as published by
|
| 8 |
|
|
# the Free Software Foundation; either version 2 of the License, or
|
| 9 |
|
|
# (at your option) any later version.
|
| 10 |
|
|
#
|
| 11 |
|
|
# This program is distributed in the hope that it will be useful,
|
| 12 |
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 13 |
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 14 |
|
|
# GNU General Public License for more details.
|
| 15 |
|
|
#
|
| 16 |
|
|
# You should have received a copy of the GNU General Public License
|
| 17 |
|
|
# along with this program; if not, write to the Free Software
|
| 18 |
|
|
# Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
| 19 |
|
|
#
|
| 20 |
|
|
|
| 21 |
|
|
noinst_LTLIBRARIES = libcuc.la
|
| 22 |
|
|
|
| 23 |
|
|
libcuc_la_SOURCES = cuc.c \
|
| 24 |
|
|
cuc.h \
|
| 25 |
|
|
load.c \
|
| 26 |
|
|
bb.c \
|
| 27 |
|
|
memory.c \
|
| 28 |
|
|
verilog.c \
|
| 29 |
|
|
timings.c \
|
| 30 |
|
|
insn.c \
|
| 31 |
|
|
insn.h \
|
| 32 |
|
|
verilog.h \
|
| 33 |
|
|
adv.c
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.