URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
[/] [openrisc/] [trunk/] [or1ksim/] [cuc/] [verilog.h] - Blame information for rev 82
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
19 |
jeremybenn |
/* verilog.h -- OpenRISC Custom Unit Compiler, verilog generator header
|
2 |
|
|
|
3 |
|
|
Copyright (C) 2008 Embecosm Limited
|
4 |
|
|
|
5 |
|
|
Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
|
6 |
|
|
|
7 |
|
|
This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
|
8 |
|
|
|
9 |
|
|
This program is free software; you can redistribute it and/or modify it
|
10 |
|
|
under the terms of the GNU General Public License as published by the Free
|
11 |
|
|
Software Foundation; either version 3 of the License, or (at your option)
|
12 |
|
|
any later version.
|
13 |
|
|
|
14 |
|
|
This program is distributed in the hope that it will be useful, but WITHOUT
|
15 |
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
16 |
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
17 |
|
|
more details.
|
18 |
|
|
|
19 |
|
|
You should have received a copy of the GNU General Public License along
|
20 |
|
|
with this program. If not, see <http://www.gnu.org/licenses/>. */
|
21 |
|
|
|
22 |
|
|
/* This program is commented throughout in a fashion suitable for processing
|
23 |
|
|
with Doxygen. */
|
24 |
|
|
|
25 |
|
|
|
26 |
|
|
#ifndef VERILOG__H
|
27 |
|
|
#define VERILOG__H
|
28 |
|
|
|
29 |
|
|
/* Funciton prototypes for external use */
|
30 |
|
|
extern void output_verilog (cuc_func *func,
|
31 |
|
|
char *filename,
|
32 |
|
|
char *funcname);
|
33 |
|
|
extern void generate_main (int nfuncs,
|
34 |
|
|
cuc_func **f,
|
35 |
|
|
char *filename);
|
36 |
|
|
|
37 |
|
|
#endif /* VERILOG__H */
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.