OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [debug/] [Makefile.am] - Blame information for rev 144

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jeremybenn
# Makefile -- Makefile for peripherals simulation
2
#
3
# Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
4
# Copyright (C) 2008 Embecosm Limited
5
#
6
# Contributor Jeremy Bennett 
7
#
8
# This file is part of OpenRISC 1000 Architectural Simulator.
9
#
10
# This program is free software; you can redistribute it and/or modify it
11
# under the terms of the GNU General Public License as published by the Free
12
# Software Foundation; either version 3 of the License, or (at your option)
13
# any later version.
14
#
15
# This program is distributed in the hope that it will be useful, but WITHOUT
16
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
18
# more details.
19
#
20
# You should have received a copy of the GNU General Public License along
21
# with this program.  If not, see .
22
 
23
 
24
noinst_LTLIBRARIES  = libdebug.la
25
 
26
libdebug_la_SOURCES = debug-unit.c \
27 82 jeremybenn
                      debug-unit.h \
28
                      gdb.h        \
29 19 jeremybenn
                      gdbcomm.c    \
30 82 jeremybenn
                      gdbcomm.h    \
31
                      jtag.c       \
32
                      jtag.h       \
33 19 jeremybenn
                      rsp-server.c \
34
                      rsp-server.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.