OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [peripheral/] [atadevice-cmdi.h] - Blame information for rev 228

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jeremybenn
/* atadevice-cmdi.h -- ATA Device command interpreter
2
 
3
   Copyright (C) 2002 Richard Herveille, rherveille@opencores.org
4
   Copyright (C) 2008 Embecosm Limited
5
 
6
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
7
 
8
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
9
 
10
   This program is free software; you can redistribute it and/or modify it
11
   under the terms of the GNU General Public License as published by the Free
12
   Software Foundation; either version 3 of the License, or (at your option)
13
   any later version.
14
 
15
   This program is distributed in the hope that it will be useful, but WITHOUT
16
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
18
   more details.
19
 
20
   You should have received a copy of the GNU General Public License along
21
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
22
 
23
/* This program is commented throughout in a fashion suitable for processing
24
   with Doxygen. */
25
 
26
 
27
#ifndef ATADEVICE_CMDI__H
28
#define ATADEVICE_CMDI__H
29
 
30
/* Package includes */
31
#include "atadevice.h"
32
 
33
 
34
/**********************************************************************/
35
/* Define default CHS translation parameters                          */
36
/* bytes per sector                                                   */
37
#define BYTES_PER_SECTOR 512
38
 
39
 
40
/**********************************************************************/
41
/* Define DMA and PIO cycle times                                     */
42
/* define the minimum Multiword DMA cycle time per word (in nsec)     */
43
#define MIN_MWDMA_CYCLE_TIME 100
44
 
45
/* define the manufacturer's recommended Multiword DMA cycle time     */
46
#define RECOMMENDED_MWDMA_CYCLE_TIME 100
47
 
48
/* define the minimum PIO cycle time per word (in nsec), no IORDY     */
49
#define MIN_PIO_CYCLE_TIME_NO_IORDY 100
50
 
51
/* define the minimum PIO cycle time per word (in nsec), with IORDY   */
52
#define MIN_PIO_CYCLE_TIME_IORDY 100
53
 
54
 
55
/**********************************************************************/
56
/* Define supported command sets                                      */
57
/* 1=command is supported                                             */
58
/* 0=command is not (yet) supported                                   */
59
#define SUPPORT_NOP_CMD                      0
60
#define SUPPORT_READ_BUFFER_CMD              0
61
#define SUPPORT_WRITE_BUFFER_CMD             0
62
#define SUPPORT_HOST_PROTECTED_AREA          0
63
#define SUPPORT_DEVICE_RESET_CMD             1
64
#define SUPPORT_SERVICE_INTERRUPT            0
65
#define SUPPORT_RELEASE_INTERRUPT            0
66
#define SUPPORT_LOOKAHEAD                    0
67
#define SUPPORT_WRITE_CACHE                  0
68
#define SUPPORT_POWER_MANAGEMENT             0
69
#define SUPPORT_REMOVABLE_MEDIA              0
70
#define SUPPORT_SECURITY_MODE                0
71
#define SUPPORT_SMART                        0
72
#define SUPPORT_SET_MAX                      0
73
#define SET_FEATURES_REQUIRED_AFTER_POWER_UP 0
74
#define SUPPORT_POWER_UP_IN_STANDBY_MODE     0
75
#define SUPPORT_REMOVABLE_MEDIA_NOTIFICATION 0
76
#define SUPPORT_APM                          0
77
#define SUPPORT_CFA                          0
78
#define SUPPORT_READ_WRITE_DMA_QUEUED        0
79
#define SUPPORT_DOWNLOAD_MICROCODE           0
80
 
81
/*
82
Queue depth defines the maximum queue depth supported by the device.
83
This includes all commands for which the command acceptance has occured
84
and command completion has not occured. This value is used for the DMA
85
READ/WRITE QUEUE command.
86
 
87
QUEUE_DEPTH = actual_queue_depth -1
88
*/
89
#define QUEUE_DEPTH 0
90
 
91
 
92
/*
93
   ----------------
94
   -- Prototypes --
95
   ----------------
96
*/
97
int  ata_device_execute_cmd(struct ata_device *device);
98
 
99
void ata_execute_device_diagnostics_cmd(struct ata_device *device);
100
 
101
#endif  /* ATADEVICE_CMDI__H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.