OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [peripheral/] [mc-defines.h] - Blame information for rev 228

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 110 julius
/* mc_defines.h -- Defines for memory controller model
2
 
3
   Copyright (C) 2001 by Marko Mlinar, markom@opencores.org
4
   Copyright (C) 2008 Embecosm Limited
5
 
6
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
7
 
8
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
9
 
10
   This program is free software; you can redistribute it and/or modify it
11
   under the terms of the GNU General Public License as published by the Free
12
   Software Foundation; either version 3 of the License, or (at your option)
13
   any later version.
14
 
15
   This program is distributed in the hope that it will be useful, but WITHOUT
16
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
18
   more details.
19
 
20
   You should have received a copy of the GNU General Public License along
21
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
22
 
23
/* This program is commented throughout in a fashion suitable for processing
24
   with Doxygen. */
25
#ifndef MC_DEFINES__H
26
#define MC_DEFINES__H
27
 
28
#define N_CE        8
29
 
30
#define MC_CSR      0x00
31
#define MC_POC      0x04
32
#define MC_BA_MASK  0x08
33
#define MC_CSC(i)   (0x10 + (i) * 8)
34
#define MC_TMS(i)   (0x14 + (i) * 8)
35
 
36
#define MC_ADDR_SPACE (MC_CSC(N_CE))
37
 
38
/* POC register field definition */
39
#define MC_POC_EN_BW_OFFSET       0
40
#define MC_POC_EN_BW_WIDTH        2
41
#define MC_POC_EN_MEMTYPE_OFFSET  2
42
#define MC_POC_EN_MEMTYPE_WIDTH   2
43
 
44
/* CSC register field definition */
45
#define MC_CSC_EN_OFFSET          0
46
#define MC_CSC_MEMTYPE_OFFSET     1
47
#define MC_CSC_MEMTYPE_WIDTH      2 
48
#define MC_CSC_BW_OFFSET          4
49
#define MC_CSC_BW_WIDTH           2
50
#define MC_CSC_MS_OFFSET          6
51
#define MC_CSC_MS_WIDTH           2
52
#define MC_CSC_WP_OFFSET          8
53
#define MC_CSC_BAS_OFFSET         9
54
#define MC_CSC_KRO_OFFSET        10
55
#define MC_CSC_PEN_OFFSET        11
56
#define MC_CSC_SEL_OFFSET        16
57
#define MC_CSC_SEL_WIDTH          8
58
 
59
#define MC_CSC_MEMTYPE_SDRAM      0
60
#define MC_CSC_MEMTYPE_SSRAM      1
61
#define MC_CSC_MEMTYPE_ASYNC      2
62
#define MC_CSC_MEMTYPE_SYNC       3
63
 
64
#define MC_CSR_VALID            0xFF000703LU
65
#define MC_POC_VALID            0x0000000FLU
66
#define MC_BA_MASK_VALID        0x000003FFLU
67
#define MC_CSC_VALID            0x00FF0FFFLU
68
#define MC_TMS_SDRAM_VALID      0x0FFF83FFLU
69
#define MC_TMS_SSRAM_VALID      0x00000000LU
70
#define MC_TMS_ASYNC_VALID      0x03FFFFFFLU
71
#define MC_TMS_SYNC_VALID       0x01FFFFFFLU
72
#define MC_TMS_VALID            0xFFFFFFFFLU    /* reg test compat. */
73
 
74
/* TMS register field definition SDRAM */
75
#define MC_TMS_SDRAM_TRFC_OFFSET        24
76
#define MC_TMS_SDRAM_TRFC_WIDTH          4
77
#define MC_TMS_SDRAM_TRP_OFFSET         20
78
#define MC_TMS_SDRAM_TRP_WIDTH           4
79
#define MC_TMS_SDRAM_TRCD_OFFSET        17
80
#define MC_TMS_SDRAM_TRCD_WIDTH          4
81
#define MC_TMS_SDRAM_TWR_OFFSET         15
82
#define MC_TMS_SDRAM_TWR_WIDTH           2
83
#define MC_TMS_SDRAM_WBL_OFFSET          9
84
#define MC_TMS_SDRAM_OM_OFFSET           7
85
#define MC_TMS_SDRAM_OM_WIDTH            2
86
#define MC_TMS_SDRAM_CL_OFFSET           4
87
#define MC_TMS_SDRAM_CL_WIDTH            3
88
#define MC_TMS_SDRAM_BT_OFFSET           3
89
#define MC_TMS_SDRAM_BL_OFFSET           0
90
#define MC_TMS_SDRAM_BL_WIDTH            3
91
 
92
/* TMS register field definition ASYNC */
93
#define MC_TMS_ASYNC_TWWD_OFFSET        20
94
#define MC_TMS_ASYNC_TWWD_WIDTH          6
95
#define MC_TMS_ASYNC_TWD_OFFSET         16
96
#define MC_TMS_ASYNC_TWD_WIDTH           4
97
#define MC_TMS_ASYNC_TWPW_OFFSET        12
98
#define MC_TMS_ASYNC_TWPW_WIDTH          4
99
#define MC_TMS_ASYNC_TRDZ_OFFSET         8
100
#define MC_TMS_ASYNC_TRDZ_WIDTH          4
101
#define MC_TMS_ASYNC_TRDV_OFFSET         0
102
#define MC_TMS_ASYNC_TRDV_WIDTH          8
103
 
104
/* TMS register field definition SYNC  */
105
#define MC_TMS_SYNC_TTO_OFFSET          16
106
#define MC_TMS_SYNC_TTO_WIDTH            9
107
#define MC_TMS_SYNC_TWR_OFFSET          12
108
#define MC_TMS_SYNC_TWR_WIDTH            4
109
#define MC_TMS_SYNC_TRDZ_OFFSET          8
110
#define MC_TMS_SYNC_TRDZ_WIDTH           4
111
#define MC_TMS_SYNC_TRDV_OFFSET          0
112
#define MC_TMS_SYNC_TRDV_WIDTH           8
113
 
114
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.