OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [README] - Blame information for rev 82

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 82 jeremybenn
                              Or1ksim Test Suite
2
                              ==================
3
 
4
This is the Or1ksim test suite, which is now integrated with the main Or1ksim
5
development package. It operates using a standard DejaGNU framework within the
6
GNU autoconf/automake/libtool structure.
7
 
8
A separate configuration file is needed for the test suite, since it uses the
9
OR1K tool chain, rather than the host tool chain.
10
 
11
At the time of writing a total of 21 tests compile run and pass.
12
 
13
Configuration and make files are provided for further test programs. These
14
come in three categories.
15
- Tests which compile correctly, but will not run to completion.
16
- Tests which compile, but will not run at all.
17
- Tests which will not compile correctly.
18
 
19
File Organization
20
=================
21
 
22
Each test program has its own directory under test-code. This builds the test
23
program. If necessary it copies data files to the main build/testsuite
24
directory.
25
 
26
Each test then has a DejaGNU expect script in or1ksim.tests, which loads and
27
runs the test. Support script procedures are in lib/or1ksim.exp.
28
 
29
Libraries
30
=========
31
 
32
Within the test-code there are several libraries:
33
 
34
support:    A minimal C library.
35
except:     Exception handling and startup code.
36
mc-common:  A library to support the memory controller tests.
37
 
38
Working tests
39
=============
40
 
41
A total of 21 tests:
42
 
43
basic:        A test or a wide range of instructions and registers.
44
cache:        A test of the Or1ksim cache modeling
45
cbasic:       A minimal test in C
46
cfg:          A test of the OR1K configuration register
47
dhry:         Dhrystone 2.1 benchmark using Or1ksim's timing facility.
48
dmatest:      A test of DMA.
49
eth:          A test of the Ethernet interface.
50
except-test:  A test of OR1K exception handling
51
exit:         A test that C program exits correctly
52
ext:          A test of the sign extension (l.ext) instructions.
53
fbtest:       A test of the frame buffer.
54
functest:     A test of the C function calling interface.
55
flag:         A test of Supervision Register (SR) flag bits.
56
int-test:     A test of the programmable interrupt controller.
57
kbdtest:      A test of the PS2 keyboard interface.
58
local-global: A test of C local and global variables.
59
mem-test:     A simple memory test.
60
mmu:          A test of the MMU.
61
mul:          A test of the multiply functionality.
62
mycompress:   A compression program.
63
tick:         A test of the OR1K tick timer.
64
 
65
Tests which build, but do not run to completion
66
===============================================
67
 
68
The following tests rely on VAPI in Or1ksim, so need a client to provide test
69
data over TCP/IP.
70
 
71
acv-gpio:  a test of the GPIO.
72
acv-uart:  a test of the UART
73
 
74
Tests which build, but do not run at all
75
========================================
76
 
77
These tests (which are built by the make file), do not appear to run at
78
all. The problem is in the linker script and/or the configuration for Or1ksim.
79
 
80
mc-async:  a test of the memory controller with asynchronous memory.
81
mc-dram:   a test of the memory controller with DRAM.
82
mc-ssram:  a test of the memory controller with SSRAM.
83
mc-sync:   a test of the memory controller with synchronous memory.
84
uOS:       a microKernel.
85
 
86
Tests which do not build
87
========================
88
 
89
The following test builds with a myriad of warnings.
90
 
91
inst-set-test:  a comprehensive test of the instruction set using C.
92
 
93
 
94
Upated by Jeremy Bennett (jeremy@jeremybennett.com)
95
19 April 2010

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.