OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [libsim.tests/] [Makefile.am] - Blame information for rev 164

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 90 jeremybenn
# Makefile.am for libor1ksim DejaGNU tests
2
 
3
# Copyright (C) Marko Mlinar, 2001
4
# Copyright (C) Embecosm Limited, 2010
5
 
6
# Contributor Jeremy Bennett 
7
 
8
# To add new test, edit between marked areas only
9
 
10
# This file is part of OpenRISC 1000 Architectural Simulator.
11
 
12
# This program is free software; you can redistribute it and/or modify it
13
# under the terms of the GNU General Public License as published by the Free
14
# Software Foundation; either version 3 of the License, or (at your option)
15
# any later version.
16
 
17
# This program is distributed in the hope that it will be useful, but WITHOUT
18
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
20
# more details.
21
 
22
# You should have received a copy of the GNU General Public License along
23
# with this program.  If not, see .  */
24
 
25
# -----------------------------------------------------------------------------
26
# This code is commented throughout for use with Doxygen.
27
# -----------------------------------------------------------------------------
28
 
29
 
30
# Just distribute this stuff
31 98 jeremybenn
EXTRA_DIST = default.cfg               \
32
             int-edge.cfg              \
33
             int-edge.exp              \
34
             int-level.cfg             \
35
             int-level.exp             \
36
             jtag-basic.exp            \
37
             jtag-go-command-read.exp  \
38
             jtag-go-command-write.exp \
39
             jtag-read-command.exp     \
40
             jtag-read-control.exp     \
41
             jtag-select-module.exp    \
42
             jtag-write-control.exp    \
43
             jtag-write-command.exp    \
44
             lib-iftest.exp            \
45
             upcalls.exp               \
46 93 jeremybenn
             upcalls.cfg

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.