OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [libsim.tests/] [default.cfg] - Blame information for rev 178

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 90 jeremybenn
/* default.cfg -- Or1ksim default configuration script file
2
 
3
   Copyright (C) 2001, Marko Mlinar 
4
   Copyright (C) 2010 Embecosm Limited
5
 
6
   Contributor Marko Mlinar 
7
   Contributor Jeremy Bennett 
8
 
9
   This file is part of OpenRISC 1000 Architectural Simulator.
10
 
11
   This program is free software; you can redistribute it and/or modify it
12
   under the terms of the GNU General Public License as published by the Free
13
   Software Foundation; either version 3 of the License, or (at your option)
14
   any later version.
15
 
16
   This program is distributed in the hope that it will be useful, but WITHOUT
17
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
19
   more details.
20
 
21
   You should have received a copy of the GNU General Public License along
22
   with this program.  If not, see .  */
23
 
24
section memory
25
  /*random_seed = 12345
26
  type = random*/
27
  pattern = 0x00
28
  type = unknown /* Fastest */
29
 
30
  name = "FLASH"
31
  ce = 0
32
  mc = 0
33
  baseaddr = 0xf0000000
34
  size = 0x00200000
35
  delayr = 10
36
  delayw = -1
37
end
38
 
39
section memory
40
  /*random_seed = 12345
41
  type = random*/
42
  pattern = 0x00
43
  type = unknown /* Fastest */
44
 
45
  name = "RAM"
46
  ce = 1
47
  mc = 0
48
  baseaddr = 0x00000000
49
  size = 0x00200000
50
  delayr = 2
51
  delayw = 4
52
end
53
 
54 98 jeremybenn
/* High memory for testing */
55
section memory
56
  /*random_seed = 12345
57
  type = random*/
58
  pattern = 0x00
59
  type = unknown /* Fastest */
60
 
61
  name = "RAM"
62
  ce = 2
63
  mc = 0
64
  baseaddr = 0xffe00000
65
  size = 0x00200000
66
  delayr = 2
67
  delayw = 4
68
end
69
 
70 90 jeremybenn
section immu
71
  enabled = 1
72
  nsets = 64
73
  nways = 1
74
  ustates = 2
75
  pagesize = 8192
76
end
77
 
78
section dmmu
79
  enabled = 1
80
  nsets = 64
81
  nways = 1
82
  ustates = 2
83
  pagesize = 8192
84
end
85
 
86
section ic
87
  enabled = 1
88
  nsets = 256
89
  nways = 1
90
  ustates = 2
91
  blocksize = 16
92
end
93
 
94
section dc
95
  enabled = 1
96
  nsets = 256
97
  nways = 1
98
  ustates = 2
99
  blocksize = 16
100
end
101
 
102 98 jeremybenn
/* Set the CPU to take vectors at 0xf0000000 */
103 90 jeremybenn
section cpu
104
  ver =   0x12
105
  rev = 0x0001
106
  /* upr = */
107 98 jeremybenn
  sr = 0xc001
108 90 jeremybenn
  superscalar = 0
109
  hazards = 0
110
  dependstats = 0
111
end
112
 
113
section bpb
114
  enabled = 0
115
  btic = 0
116
end
117
 
118
section debug
119
/*  enabled = 1
120
  rsp_enabled = 1
121
  rsp_port = 51000*/
122
end
123
 
124
section sim
125
  debug = 0
126
  profile = 0
127
  prof_fn = "sim.profile"
128
 
129
  exe_log = 0
130
  exe_log_type = software
131
  exe_log_fn = "executed.log"
132
end
133
 
134 98 jeremybenn
/* Memory instead of MC. Stops write errors when the startup code tries to
135
   access a non-existent MC */
136
section memory
137
  /*random_seed = 12345
138
  type = random*/
139
  pattern = 0x00
140
  type = unknown /* Fastest */
141
 
142
  name = "MC shadow"
143
  baseaddr = 0x93000000
144
  size     = 0x00000080
145
  delayr = 2
146
  delayw = 4
147
end
148
 
149
/* Disabled */
150 90 jeremybenn
section mc
151 98 jeremybenn
  enabled = 0
152 90 jeremybenn
  baseaddr = 0x93000000
153
  POC = 0x00000008                 /* Power on configuration register */
154
  index = 0
155
end
156
 
157
section dma
158
  baseaddr = 0xB8000000
159
  irq = 4
160
end
161
 
162
section ethernet
163
  enabled = 0
164
  baseaddr = 0x92000000
165
  irq = 4
166
  rtx_type = 0
167
end
168
 
169
section VAPI
170
  enabled = 0
171
  server_port = 9998
172
end
173
 
174
section fb
175
  enabled = 1
176
  baseaddr = 0x97000000
177
  refresh_rate = 10000
178
  filename = "primary"
179
end
180
 
181
section kbd
182
  enabled = 0
183
end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.