OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [or1ksim.tests/] [inst-set-test.cfg] - Blame information for rev 434

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 107 jeremybenn
/* inst-set.cfg -- Or1ksim instruction set configuration script file
2
 
3
   Copyright (C) 2001, Marko Mlinar 
4
   Copyright (C) 2010 Embecosm Limited
5
 
6
   Contributor Marko Mlinar 
7
   Contributor Jeremy Bennett 
8
 
9
   This file is part of OpenRISC 1000 Architectural Simulator.
10
 
11
   This program is free software; you can redistribute it and/or modify it
12
   under the terms of the GNU General Public License as published by the Free
13
   Software Foundation; either version 3 of the License, or (at your option)
14
   any later version.
15
 
16
   This program is distributed in the hope that it will be useful, but WITHOUT
17
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
19
   more details.
20
 
21
   You should have received a copy of the GNU General Public License along
22
   with this program.  If not, see .  */
23
 
24
/* This configuration file is particularly intended for intruction set tests
25
   which have a single block of RAM and make no use of the memory controller
26
   or flash memory. */
27
 
28
section memory
29
  type     = unknown /* Fastest */
30
  name     = "RAM"
31
  baseaddr = 0x00000000
32
  size     = 0x00200000
33
  delayr   = 2
34
  delayw   = 4
35
end
36
 
37
section immu
38
  enabled = 0
39
end
40
 
41
section dmmu
42
  enabled = 0
43
end
44
 
45
section ic
46
  enabled = 0
47
end
48
 
49
section dc
50
  enabled = 0
51
end
52
 
53
section cpu
54
  ver         = 0x12
55
  rev         = 0x0001
56
  superscalar = 0
57
  hazards     = 0
58
  dependstats = 0
59
end
60
 
61
section bpb
62
  enabled = 0
63
end
64
 
65
section debug
66
/*  enabled = 1
67
  rsp_enabled = 1
68
  rsp_port = 51000*/
69
end
70
 
71
section sim
72
  debug   = 0
73
  profile = 0
74
  prof_fn = "sim.profile"
75
 
76
  exe_log      = 0
77
  exe_log_type = software
78
  exe_log_fn   = "executed.log"
79
end
80
 
81
section mc
82
  enabled  = 0
83
end
84
 
85
section dma
86
  enabled  = 0
87
end
88
 
89
section ethernet
90
  enabled = 0
91
end
92
 
93
section VAPI
94
  enabled = 0
95
end
96
 
97
section fb
98
  enabled = 0
99
end
100
 
101
section kbd
102
  enabled = 0
103
end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.