URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
93 |
jeremybenn |
# int-test.exp. Interrupt test using DejaGNU under automake
|
2 |
82 |
jeremybenn |
|
3 |
|
|
# Copyright (C) 2010 Embecosm Limited
|
4 |
|
|
|
5 |
|
|
# Contributor Jeremy Bennett
|
6 |
|
|
|
7 |
|
|
# This file is part of OpenRISC 1000 Architectural Simulator.
|
8 |
|
|
|
9 |
|
|
# This program is free software; you can redistribute it and/or modify it
|
10 |
|
|
# under the terms of the GNU General Public License as published by the Free
|
11 |
|
|
# Software Foundation; either version 3 of the License, or (at your option)
|
12 |
|
|
# any later version.
|
13 |
|
|
|
14 |
|
|
# This program is distributed in the hope that it will be useful, but WITHOUT
|
15 |
|
|
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
16 |
|
|
# FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
17 |
|
|
# more details.
|
18 |
|
|
|
19 |
|
|
# You should have received a copy of the GNU General Public License along
|
20 |
|
|
# with this program. If not, see . */
|
21 |
|
|
|
22 |
|
|
# -----------------------------------------------------------------------------
|
23 |
|
|
# This code is commented throughout for use with Doxygen.
|
24 |
|
|
# -----------------------------------------------------------------------------
|
25 |
|
|
|
26 |
|
|
|
27 |
93 |
jeremybenn |
# Run the Interrupt test. Note this is not a test of the Programmable
|
28 |
|
|
# Interrupt Controller.
|
29 |
82 |
jeremybenn |
run_or1ksim "int-test" \
|
30 |
|
|
[list "report(0x00000628);" \
|
31 |
|
|
"report(0x00000000);" \
|
32 |
|
|
"report(0x00000628);" \
|
33 |
|
|
"report(0x00000000);" \
|
34 |
|
|
"report(0x00000628);" \
|
35 |
|
|
"report(0x00000000);" \
|
36 |
|
|
"report(0x00000628);" \
|
37 |
|
|
"report(0x00000000);" \
|
38 |
|
|
"report(0x00000628);" \
|
39 |
|
|
"report(0x00000000);" \
|
40 |
|
|
"report(0x00000628);" \
|
41 |
|
|
"report(0x00000000);" \
|
42 |
|
|
"report(0x0000062c);" \
|
43 |
|
|
"report(0x00000004);" \
|
44 |
|
|
"report(0x0000062c);" \
|
45 |
|
|
"report(0x00000004);" \
|
46 |
|
|
"report(0x00000630);" \
|
47 |
|
|
"report(0x00000008);" \
|
48 |
|
|
"report(0x00000630);" \
|
49 |
|
|
"report(0x00000008);" \
|
50 |
|
|
"report(0x00000630);" \
|
51 |
|
|
"report(0x00000008);" \
|
52 |
|
|
"report(0x00000630);" \
|
53 |
|
|
"report(0x00000008);" \
|
54 |
|
|
"report(0x00000630);" \
|
55 |
|
|
"report(0x00000008);" \
|
56 |
|
|
"report(0x00000630);" \
|
57 |
|
|
"report(0x00000008);" \
|
58 |
|
|
"report(0x00000634);" \
|
59 |
|
|
"report(0x0000000c);" \
|
60 |
|
|
"report(0x00000634);" \
|
61 |
|
|
"report(0x0000000c);" \
|
62 |
|
|
"report(0x00000638);" \
|
63 |
|
|
"report(0x00000010);" \
|
64 |
|
|
"report(0x00000638);" \
|
65 |
|
|
"report(0x00000010);" \
|
66 |
|
|
"report(0x00000638);" \
|
67 |
|
|
"report(0x00000010);" \
|
68 |
|
|
"report(0x00000638);" \
|
69 |
|
|
"report(0x00000010);" \
|
70 |
|
|
"report(0x0000063c);" \
|
71 |
|
|
"report(0x00000014);" \
|
72 |
|
|
"report(0x0000063c);" \
|
73 |
|
|
"report(0x00000014);" \
|
74 |
|
|
"report(0x00000640);" \
|
75 |
|
|
"report(0x00000018);" \
|
76 |
|
|
"report(0x00000640);" \
|
77 |
|
|
"report(0x00000018);" \
|
78 |
|
|
"report(0x00000640);" \
|
79 |
|
|
"report(0x00000018);" \
|
80 |
|
|
"report(0x00000640);" \
|
81 |
|
|
"report(0x00000018);" \
|
82 |
|
|
"report(0x0000064c);" \
|
83 |
|
|
"report(0x00000024);" \
|
84 |
|
|
"report(0x00008203);" \
|
85 |
|
|
"report(0x0000064c);" \
|
86 |
|
|
"report(0x00000024);" \
|
87 |
|
|
"report(0x00008203);" \
|
88 |
|
|
"report(0x0000064c);" \
|
89 |
|
|
"report(0x00000024);" \
|
90 |
|
|
"report(0x00008203);" \
|
91 |
|
|
"report(0x0000064c);" \
|
92 |
|
|
"report(0x00000024);" \
|
93 |
|
|
"report(0x00008203);" \
|
94 |
|
|
"report(0x00000650);" \
|
95 |
|
|
"report(0x00000028);" \
|
96 |
|
|
"report(0x00008003);" \
|
97 |
|
|
"report(0x00000650);" \
|
98 |
|
|
"report(0x00000028);" \
|
99 |
|
|
"report(0x00008003);" \
|
100 |
|
|
"report(0x00000650);" \
|
101 |
|
|
"report(0x00000028);" \
|
102 |
|
|
"report(0x00008003);" \
|
103 |
|
|
"report(0x00000650);" \
|
104 |
|
|
"report(0x00000028);" \
|
105 |
|
|
"report(0x00008003);" \
|
106 |
|
|
"report(0x00000658);" \
|
107 |
|
|
"report(0x00000030);" \
|
108 |
|
|
"report(0x00000658);" \
|
109 |
|
|
"report(0x00000030);" \
|
110 |
|
|
"report(0x0000065c);" \
|
111 |
|
|
"report(0x00000034);" \
|
112 |
|
|
"report(0x0000065c);" \
|
113 |
|
|
"report(0x00000034);" \
|
114 |
|
|
"report(0x00000660);" \
|
115 |
|
|
"report(0x00000038);" \
|
116 |
|
|
"report(0xdeaddead);" \
|
117 |
|
|
"exit(0)"] \
|
118 |
|
|
"" "int-test/int-test"
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.