OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [or1ksim.tests/] [mmu.cfg] - Blame information for rev 178

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 82 jeremybenn
/* mmu.cfg -- Or1ksim configuration script file for MMU test
2
 
3
   Copyright (C) 2001, Marko Mlinar 
4
   Copyright (C) 2010 Embecosm Limited
5
 
6
   Contributor Marko Mlinar 
7
   Contributor Jeremy Bennett 
8
 
9
   This file is part of OpenRISC 1000 Architectural Simulator.
10
 
11
   This program is free software; you can redistribute it and/or modify it
12
   under the terms of the GNU General Public License as published by the Free
13
   Software Foundation; either version 3 of the License, or (at your option)
14
   any later version.
15
 
16
   This program is distributed in the hope that it will be useful, but WITHOUT
17
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
19
   more details.
20
 
21
   You should have received a copy of the GNU General Public License along
22
   with this program.  If not, see .  */
23
 
24
section memory
25
  /*random_seed = 12345
26
  type = random*/
27
  pattern = 0x00
28
  type = unknown /* Fastest */
29
 
30
  name = "RAM"
31
  ce = 1
32
  baseaddr = 0x00000000
33
  size = 0x00200000
34
  delayr = 1
35
  delayw = 2
36
end
37
 
38
section memory
39
  /*random_seed = 12345
40
  type = random*/
41
  pattern = 0x00
42
  type = unknown /* Fastest */
43
 
44
  name = "FLASH"
45
  ce = 0
46
  baseaddr = 0xf0000000
47
  size = 0x00200000
48
  delayr = 10
49
  delayw = -1
50
end
51
 
52
section immu
53
  enabled = 1
54
  nsets = 64
55
  nways = 1
56
  ustates = 2
57
  pagesize = 8192
58
end
59
 
60
section dmmu
61
  enabled = 1
62
  nsets = 64
63
  nways = 1
64
  ustates = 2
65
  pagesize = 8192
66
end
67
 
68
section ic
69
  enabled = 1
70
  nsets = 256
71
  nways = 1
72
  ustates = 2
73
  blocksize = 16
74
end
75
 
76
section dc
77
  enabled = 1
78
  nsets = 256
79
  nways = 1
80
  ustates = 2
81
  blocksize = 16
82
end
83
 
84
section sim
85
  /* verbose = 1 */
86
  debug = 0
87
  profile = 0
88
  prof_fn = "sim.profile"
89
 
90
  history = 1
91
  /* iprompt = 0 */
92
  exe_log = 0
93
  exe_log_fn = "executed.log"
94
end
95
 
96
section mc
97
  enabled = 1
98
  baseaddr = 0x93000000
99
  POC = 0x00000008                 /* Power on configuration register */
100
end
101
 
102
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.