OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [or1ksim.tests/] [pcu.cfg] - Blame information for rev 584

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 556 julius
/* pcu.cfg -- Or1ksim configuration script file when using perf. counters unit
2
 
3
   Copyright (C) 2001, Marko Mlinar 
4
   Copyright (C) 2010 Embecosm Limited
5
 
6
   Contributor Marko Mlinar 
7
   Contributor Jeremy Bennett 
8
   Contributor Julius Baxter 
9
 
10
   This file is part of OpenRISC 1000 Architectural Simulator.
11
 
12
   This program is free software; you can redistribute it and/or modify it
13
   under the terms of the GNU General Public License as published by the Free
14
   Software Foundation; either version 3 of the License, or (at your option)
15
   any later version.
16
 
17
   This program is distributed in the hope that it will be useful, but WITHOUT
18
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
20
   more details.
21
 
22
   You should have received a copy of the GNU General Public License along
23
   with this program.  If not, see .  */
24
 
25
section memory
26
  /*random_seed = 12345
27
  type = random*/
28
  pattern = 0x00
29
  type = unknown /* Fastest */
30
 
31
  name = "RAM"
32
  ce = 1
33
  mc = 0
34
  baseaddr = 0x00000000
35
  size = 0x00200000
36
  delayr = 1
37
  delayw = 1
38
end
39
 
40
section immu
41
  enabled = 1
42
  nsets = 64
43
  nways = 1
44
  ustates = 2
45
  pagesize = 8192
46
end
47
 
48
section dmmu
49
  enabled = 1
50
  nsets = 64
51
  nways = 1
52
  ustates = 2
53
  pagesize = 8192
54
end
55
 
56
section ic
57
  enabled = 1
58
  nsets = 256
59
  nways = 1
60
  ustates = 2
61
  blocksize = 16
62
end
63
 
64
section dc
65
  enabled = 1
66
  nsets = 256
67
  nways = 1
68
  ustates = 2
69
  blocksize = 16
70
end
71
 
72
section cpu
73
  ver =   0x12
74
  rev = 0x0001
75
  /* upr = */
76
  superscalar = 0
77
  hazards = 0
78
  dependstats = 0
79
  hardfloat = 1
80
end
81
 
82
section pcu
83
  enabled = 1
84
end
85
 
86
section debug
87
/*  enabled = 1
88
  rsp_enabled = 1
89
  rsp_port = 51000 */
90
end
91
 
92
section sim
93
  debug = 0
94
  profile = 0
95
  prof_fn = "sim.profile"
96
 
97
  exe_log = 0
98
  exe_log_type = software
99
  exe_log_fn = "executed.log"
100
end
101
 
102
section dma
103
  baseaddr = 0xB8000000
104
  irq = 4
105
end
106
 
107
section ethernet
108
  enabled = 0
109
  baseaddr = 0x92000000
110
  irq = 4
111
  rtx_type = "file"
112
end
113
 
114
section VAPI
115
  enabled = 0
116
  server_port = 9998
117
end
118
 
119
section fb
120
  enabled = 1
121
  baseaddr = 0x97000000
122
  refresh_rate = 10000
123
  filename = "primary"
124
end
125
 
126
section kbd
127
  enabled = 0
128
end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.