OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [except-mc.ld] - Blame information for rev 320

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 90 jeremybenn
/* except-mc.ld. Linker script for Or1ksim memory controller test programs
2
 
3
   Copyright (C) 1999-2006 OpenCores
4
   Copyright (C) 2010 Embecosm Limited
5
 
6
   Contributors various OpenCores participants
7
   Contributor Jeremy Bennett 
8
 
9
   This file is part of OpenRISC 1000 Architectural Simulator.
10
 
11
   This program is free software; you can redistribute it and/or modify it
12
   under the terms of the GNU General Public License as published by the Free
13
   Software Foundation; either version 3 of the License, or (at your option)
14
   any later version.
15
 
16
   This program is distributed in the hope that it will be useful, but WITHOUT
17
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
19
   more details.
20
 
21
   You should have received a copy of the GNU General Public License along
22
   with this program.  If not, see .  */
23
 
24
/* ----------------------------------------------------------------------------
25
   This code is commented throughout for use with Doxygen.
26
   --------------------------------------------------------------------------*/
27
 
28
MEMORY
29
        {
30
        except : ORIGIN = 0x00000000, LENGTH = 0x00002000
31
        flash  : ORIGIN = 0xf0000000, LENGTH = 0x00200000
32
        ram    : ORIGIN = 0x00002000, LENGTH = 0x001fe000
33
        }
34
 
35
ENTRY (_reset_vector)
36
 
37
SECTIONS
38
{
39
        .except :
40
        {
41
        *(.except)
42
         _src_beg = .;
43
        } > except
44
 
45
        .text :
46
        AT ( ADDR (.except) + SIZEOF (.except) )
47
        {
48
        _dst_beg = .;
49
        *(.text)
50
        *(.rodata)
51
        } > ram
52
 
53
        .data :
54
        AT ( ADDR (.except) + SIZEOF (.except) + SIZEOF (.text))
55
        {
56
        *(.data)
57
        *(.data.rel)
58
        *(.data.rel.local)
59
        _dst_end = .;
60
        } > ram
61
 
62
        .bss :
63
        {
64
        *(.bss)
65
        } > ram
66
 
67
        .stack  ALIGN(0x10) (NOLOAD):
68
        {
69
        *(.stack)
70
        _ram_end = .;
71
        } > ram
72
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.