OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [inst-set-test/] [inst-set-test.ld] - Blame information for rev 250

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 107 jeremybenn
/* inst-set.ld. Linker script for Or1ksim instruction set test programs
2
 
3
   Copyright (C) 1999-2006 OpenCores
4
   Copyright (C) 2010 Embecosm Limited
5
 
6
   Contributors various OpenCores participants
7
   Contributor Jeremy Bennett 
8
 
9
   This file is part of OpenRISC 1000 Architectural Simulator.
10
 
11
   This program is free software; you can redistribute it and/or modify it
12
   under the terms of the GNU General Public License as published by the Free
13
   Software Foundation; either version 3 of the License, or (at your option)
14
   any later version.
15
 
16
   This program is distributed in the hope that it will be useful, but WITHOUT
17
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
19
   more details.
20
 
21
   You should have received a copy of the GNU General Public License along
22
   with this program.  If not, see .  */
23
 
24
/* ----------------------------------------------------------------------------
25
   This code is commented throughout for use with Doxygen.
26
   --------------------------------------------------------------------------*/
27
 
28
/* ----------------------------------------------------------------------------
29
   This is a much simplified linker script for use with instruction set test
30
   programs. In particular they do not use the memory controller.
31
   --------------------------------------------------------------------------*/
32
 
33
MEMORY
34
        {
35
        ram : ORIGIN = 0x00000000, LENGTH = 0x00200000
36
        }
37
 
38
/* Force _reset to be linked in wherever it is (library or source) */
39
EXTERN(_reset)
40
 
41
SECTIONS
42
{
43
        /* Section .boot-text guarantees that the code for exception
44
           handling is placed first. */
45
        .text :
46
        {
47
        *(.boot-text)
48
        *(.text)
49
        *(.rodata)
50
        } > ram
51
 
52
        .data :
53
        {
54
        *(.data)
55
        } > ram
56
 
57
        .bss :
58
        {
59
        *(.bss)
60
        } > ram
61
 
62
        .stack ALIGN (0x10) (NOLOAD) :
63
        {
64
        *(.stack)
65
        } > ram
66
}
67
 
68
ENTRY (_reset)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.