OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [include/] [OrpsocAccess.h] - Blame information for rev 362

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 julius
// ----------------------------------------------------------------------------
2
 
3
// Access functions for the ORPSoC Verilator model: definition
4
 
5
// Copyright (C) 2008  Embecosm Limited <info@embecosm.com>
6
 
7
// Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
8
 
9
// This file is part of the cycle accurate model of the OpenRISC 1000 based
10
// system-on-chip, ORPSoC, built using Verilator.
11
 
12
// This program is free software: you can redistribute it and/or modify it
13
// under the terms of the GNU Lesser General Public License as published by
14
// the Free Software Foundation, either version 3 of the License, or (at your
15
// option) any later version.
16
 
17
// This program is distributed in the hope that it will be useful, but WITHOUT
18
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public
20
// License for more details.
21
 
22
// You should have received a copy of the GNU Lesser General Public License
23
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
24
 
25
// ----------------------------------------------------------------------------
26
 
27
// $Id: OrpsocAccess.h 303 2009-02-16 11:20:17Z jeremy $
28
 
29
 
30
#ifndef ORPSOC_ACCESS__H
31
#define ORPSOC_ACCESS__H
32
 
33
#include <stdint.h>
34
 
35
class Vorpsoc_top;
36
class Vorpsoc_top_orpsoc_top;
37
class Vorpsoc_top_or1200_ctrl;
38 44 julius
class Vorpsoc_top_or1200_except;
39
class Vorpsoc_top_or1200_sprs;
40 6 julius
class Vorpsoc_top_or1200_dpram;
41 353 julius
// Main memory access class - will change if main memory size or other 
42
// parameters change
43
//Old ram_wbclass: class Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000;
44
class Vorpsoc_top_wb_ram_b3__D20_A19_M800000;
45 63 julius
// SoC Arbiter class - will also change if any modifications to bus architecture
46 362 julius
//class Vorpsoc_top_wb_conbus_top__pi1;
47 6 julius
 
48
 
49
//! Access functions to the Verilator model
50
 
51
//! This class encapsulates access to the Verilator model, allowing other
52
//! Classes to access model state, without needing to be built within the
53
//! Verilator environment.
54
class OrpsocAccess
55
{
56
public:
57
 
58
  // Constructor
59
  OrpsocAccess (Vorpsoc_top *orpsoc_top);
60
 
61
  // Accessor functions
62 51 julius
  bool      getExFreeze ();
63 6 julius
  bool      getWbFreeze ();
64
  uint32_t  getWbInsn ();
65 49 julius
  uint32_t  getIdInsn ();
66 51 julius
  uint32_t  getExInsn ();
67 44 julius
  uint32_t  getWbPC ();
68 49 julius
  uint32_t  getIdPC ();
69 51 julius
  uint32_t  getExPC ();
70 44 julius
  bool  getExceptFlushpipe ();
71
  bool  getExDslot ();
72 51 julius
  uint32_t getExceptType();
73 44 julius
  // Get a specific GPR from the register file
74 6 julius
  uint32_t  getGpr (uint32_t regNum);
75 44 julius
  //SPR accessessors
76
  uint32_t  getSprSr ();
77
  uint32_t  getSprEpcr ();
78
  uint32_t  getSprEear ();
79
  uint32_t  getSprEsr ();
80 6 julius
 
81 51 julius
  // Wishbone SRAM accessor functions
82 66 julius
  uint32_t  get_mem32 (uint32_t addr);
83
  uint8_t   get_mem8 (uint32_t addr);
84
 
85
  void  set_mem32 (uint32_t addr, uint32_t data);
86 51 julius
  // Trigger a $readmemh for the RAM array
87
  void  do_ram_readmemh (void);
88 353 julius
  /*
89 63 julius
  // Arbiter access functions
90
  uint8_t getWbArbGrant ();
91
  // Master Signal Access functions
92
  uint32_t  getWbArbMastDatI (uint32_t mast_num);
93
  uint32_t  getWbArbMastDatO (uint32_t mast_num);
94
  uint32_t  getWbArbMastAdrI (uint32_t mast_num);
95
  uint8_t  getWbArbMastSelI (uint32_t mast_num);
96
  uint8_t getWbArbMastSlaveSelDecoded (uint32_t mast_num);
97
  bool  getWbArbMastWeI (uint32_t mast_num);
98
  bool  getWbArbMastCycI (uint32_t mast_num);
99
  bool  getWbArbMastStbI (uint32_t mast_num);
100
  bool  getWbArbMastAckO (uint32_t mast_num);
101
  bool  getWbArbMastErrO (uint32_t mast_num);
102 353 julius
  */
103 63 julius
 
104
 
105 6 julius
private:
106
 
107
  // Pointers to modules with accessor functions
108 44 julius
  Vorpsoc_top_or1200_ctrl       *or1200_ctrl;
109
  Vorpsoc_top_or1200_except     *or1200_except;
110
  Vorpsoc_top_or1200_sprs       *or1200_sprs;
111
  Vorpsoc_top_or1200_dpram      *rf_a;
112 353 julius
  /*Vorpsoc_top_ram_wb_sc_sw*//*Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000*/ Vorpsoc_top_wb_ram_b3__D20_A19_M800000 *ram_wb_sc_sw;
113 63 julius
  // Arbiter
114 353 julius
  //Vorpsoc_top_wb_conbus_top__pi1 *wb_arbiter;
115 6 julius
 
116
};      // OrpsocAccess ()
117
 
118
#endif  // ORPSOC_ACCESS__H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.