OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [include/] [OrpsocAccess.h] - Blame information for rev 439

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 julius
// ----------------------------------------------------------------------------
2
 
3
// Access functions for the ORPSoC Verilator model: definition
4
 
5
// Copyright (C) 2008  Embecosm Limited <info@embecosm.com>
6
 
7
// Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
8
 
9
// This file is part of the cycle accurate model of the OpenRISC 1000 based
10
// system-on-chip, ORPSoC, built using Verilator.
11
 
12
// This program is free software: you can redistribute it and/or modify it
13
// under the terms of the GNU Lesser General Public License as published by
14
// the Free Software Foundation, either version 3 of the License, or (at your
15
// option) any later version.
16
 
17
// This program is distributed in the hope that it will be useful, but WITHOUT
18
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public
20
// License for more details.
21
 
22
// You should have received a copy of the GNU Lesser General Public License
23
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
24
 
25
// ----------------------------------------------------------------------------
26
 
27
// $Id: OrpsocAccess.h 303 2009-02-16 11:20:17Z jeremy $
28
 
29
 
30
#ifndef ORPSOC_ACCESS__H
31
#define ORPSOC_ACCESS__H
32
 
33
#include <stdint.h>
34
 
35
class Vorpsoc_top;
36
class Vorpsoc_top_orpsoc_top;
37
class Vorpsoc_top_or1200_ctrl;
38 44 julius
class Vorpsoc_top_or1200_except;
39
class Vorpsoc_top_or1200_sprs;
40 6 julius
class Vorpsoc_top_or1200_dpram;
41 353 julius
// Main memory access class - will change if main memory size or other 
42
// parameters change
43
//Old ram_wbclass: class Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000;
44 439 julius
//class Vorpsoc_top_wb_ram_b3__D20_A17_M800000;
45
class Vorpsoc_top_ram_wb_b3__pi3;
46 63 julius
// SoC Arbiter class - will also change if any modifications to bus architecture
47 362 julius
//class Vorpsoc_top_wb_conbus_top__pi1;
48 6 julius
 
49
 
50
//! Access functions to the Verilator model
51
 
52
//! This class encapsulates access to the Verilator model, allowing other
53
//! Classes to access model state, without needing to be built within the
54
//! Verilator environment.
55
class OrpsocAccess
56
{
57
public:
58
 
59
  // Constructor
60
  OrpsocAccess (Vorpsoc_top *orpsoc_top);
61
 
62
  // Accessor functions
63 51 julius
  bool      getExFreeze ();
64 6 julius
  bool      getWbFreeze ();
65
  uint32_t  getWbInsn ();
66 49 julius
  uint32_t  getIdInsn ();
67 51 julius
  uint32_t  getExInsn ();
68 44 julius
  uint32_t  getWbPC ();
69 49 julius
  uint32_t  getIdPC ();
70 51 julius
  uint32_t  getExPC ();
71 44 julius
  bool  getExceptFlushpipe ();
72
  bool  getExDslot ();
73 51 julius
  uint32_t getExceptType();
74 44 julius
  // Get a specific GPR from the register file
75 6 julius
  uint32_t  getGpr (uint32_t regNum);
76 44 julius
  //SPR accessessors
77
  uint32_t  getSprSr ();
78
  uint32_t  getSprEpcr ();
79
  uint32_t  getSprEear ();
80
  uint32_t  getSprEsr ();
81 6 julius
 
82 51 julius
  // Wishbone SRAM accessor functions
83 66 julius
  uint32_t  get_mem32 (uint32_t addr);
84
  uint8_t   get_mem8 (uint32_t addr);
85
 
86
  void  set_mem32 (uint32_t addr, uint32_t data);
87 51 julius
  // Trigger a $readmemh for the RAM array
88
  void  do_ram_readmemh (void);
89 353 julius
  /*
90 63 julius
  // Arbiter access functions
91
  uint8_t getWbArbGrant ();
92
  // Master Signal Access functions
93
  uint32_t  getWbArbMastDatI (uint32_t mast_num);
94
  uint32_t  getWbArbMastDatO (uint32_t mast_num);
95
  uint32_t  getWbArbMastAdrI (uint32_t mast_num);
96
  uint8_t  getWbArbMastSelI (uint32_t mast_num);
97
  uint8_t getWbArbMastSlaveSelDecoded (uint32_t mast_num);
98
  bool  getWbArbMastWeI (uint32_t mast_num);
99
  bool  getWbArbMastCycI (uint32_t mast_num);
100
  bool  getWbArbMastStbI (uint32_t mast_num);
101
  bool  getWbArbMastAckO (uint32_t mast_num);
102
  bool  getWbArbMastErrO (uint32_t mast_num);
103 353 julius
  */
104 63 julius
 
105
 
106 6 julius
private:
107
 
108
  // Pointers to modules with accessor functions
109 44 julius
  Vorpsoc_top_or1200_ctrl       *or1200_ctrl;
110
  Vorpsoc_top_or1200_except     *or1200_except;
111
  Vorpsoc_top_or1200_sprs       *or1200_sprs;
112
  Vorpsoc_top_or1200_dpram      *rf_a;
113 439 julius
  /*Vorpsoc_top_ram_wb_sc_sw*//*Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000*/ /*Vorpsoc_top_wb_ram_b3__D20_A17_M800000 *ram_wb_sc_sw;*/
114
  Vorpsoc_top_ram_wb_b3__pi3 *wishbone_ram;
115 63 julius
  // Arbiter
116 353 julius
  //Vorpsoc_top_wb_conbus_top__pi1 *wb_arbiter;
117 6 julius
 
118
};      // OrpsocAccess ()
119
 
120
#endif  // ORPSOC_ACCESS__H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.