Subversion Repositories openrisc

//////////////////////////////////////////////////////////////////////

////                                                              ////

////  ORPSoC SystemC Testbench header                             ////

////                                                              ////

////  Description                                                 ////

////  ORPSoC Testbench header file                                ////

////                                                              ////

////  To Do:                                                      ////

////                                                              ////

////                                                              ////

////  Author(s):                                                  ////

////      - Jeremy Bennett jeremy.bennett@embecosm.com            ////

////      - Julius Baxter jb@orsoc.se                             ////

////                                                              ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// Copyright (C) 2009 Authors and OPENCORES.ORG                 ////

////                                                              ////

//// This source file may be used and distributed without         ////

//// restriction provided that this copyright statement is not    ////

//// removed from the file and that any derivative work contains  ////

//// the original copyright notice and the associated disclaimer. ////

////                                                              ////

//// This source file is free software; you can redistribute it   ////

//// and/or modify it under the terms of the GNU Lesser General   ////

//// Public License as published by the Free Software Foundation; ////

//// either version 2.1 of the License, or (at your option) any   ////

//// later version.                                               ////

////                                                              ////

//// This source is distributed in the hope that it will be       ////

//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////

//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////

//// PURPOSE.  See the GNU Lesser General Public License for more ////

//// details.                                                     ////

////                                                              ////

//// You should have received a copy of the GNU Lesser General    ////

//// Public License along with this source; if not, download it   ////

//// from http://www.opencores.org/lgpl.shtml                     ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

// SystemC declarations that should be visible anywhere. These should be

// consistent with the values used in the Verilog

#ifndef ORPSOC_MAIN__H

#define ORPSOC_MAIN__H

//! The Verilog timescale unit (as SystemC timescale unit)

#define TIMESCALE_UNIT        SC_NS

//! The number of cycles of reset required

#define BENCH_RESET_TIME      10

//! CPU clock Half period in timescale units

#define BENCH_CLK_HALFPERIOD  20

//! System's internal RAM size in byes - found in rtl/verilog/orpsoc_top.v, param for ram_wb module

//! Currently is 32MB (8M words)

#define ORPSOC_SRAM_SIZE (8388608*4)

#endif  // ORPSOC_MAIN__H