OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [include/] [OrpsocMain.h] - Blame information for rev 197

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 julius
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  ORPSoC SystemC Testbench header                             ////
4
////                                                              ////
5
////  Description                                                 ////
6
////  ORPSoC Testbench header file                                ////
7
////                                                              ////
8
////  To Do:                                                      ////
9
////                                                              ////
10
////                                                              ////
11
////  Author(s):                                                  ////
12
////      - Jeremy Bennett jeremy.bennett@embecosm.com            ////
13
////      - Julius Baxter jb@orsoc.se                             ////
14
////                                                              ////
15
////                                                              ////
16
//////////////////////////////////////////////////////////////////////
17
////                                                              ////
18
//// Copyright (C) 2009 Authors and OPENCORES.ORG                 ////
19
////                                                              ////
20
//// This source file may be used and distributed without         ////
21
//// restriction provided that this copyright statement is not    ////
22
//// removed from the file and that any derivative work contains  ////
23
//// the original copyright notice and the associated disclaimer. ////
24
////                                                              ////
25
//// This source file is free software; you can redistribute it   ////
26
//// and/or modify it under the terms of the GNU Lesser General   ////
27
//// Public License as published by the Free Software Foundation; ////
28
//// either version 2.1 of the License, or (at your option) any   ////
29
//// later version.                                               ////
30
////                                                              ////
31
//// This source is distributed in the hope that it will be       ////
32
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
33
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
34
//// PURPOSE.  See the GNU Lesser General Public License for more ////
35
//// details.                                                     ////
36
////                                                              ////
37
//// You should have received a copy of the GNU Lesser General    ////
38
//// Public License along with this source; if not, download it   ////
39
//// from http://www.opencores.org/lgpl.shtml                     ////
40
////                                                              ////
41
//////////////////////////////////////////////////////////////////////
42
 
43
// SystemC declarations that should be visible anywhere. These should be
44
// consistent with the values used in the Verilog
45
 
46
#ifndef ORPSOC_MAIN__H
47
#define ORPSOC_MAIN__H
48
 
49
//! The Verilog timescale unit (as SystemC timescale unit)
50
#define TIMESCALE_UNIT        SC_NS
51
 
52
//! The number of cycles of reset required
53
#define BENCH_RESET_TIME      10
54
 
55
//! CPU clock Half period in timescale units
56
#define BENCH_CLK_HALFPERIOD  20
57
 
58 52 julius
//! System's internal RAM size in byes - found in rtl/verilog/orpsoc_top.v, param for ram_wb module
59
//! Currently is 32MB (8M words)
60
#define ORPSOC_SRAM_SIZE (8388608*4)
61
 
62 63 julius
//! Ratio of JTAG clock period to CPU clock period
63
#define CLOCK_RATIO  10
64
 
65
//! JTAG clock half period in timescale units
66
#define JTAG_CLK_HALFPERIOD (CLOCK_RATIO * BENCH_CLK_HALFPERIOD)
67
 
68
//! Start of 2MB Flash memory
69
#define FLASH_START 0xf0000000
70
 
71
//! End of 2MB Flash memory
72
#define FLASH_END   0xf01fffff
73
 
74
//! Default port for RSP to listen on
75
#define DEFAULT_RSP_PORT  51000
76
 
77
//! FIFO size for talking to the RSP connection
78
#define RSP_FIFO_SIZE  8
79
 
80
//! Maximum size of a RSP packet is used to return the value of all the
81
//! registers, each of which takes 8 chars. There are a total of 32 GPRs plus
82
//! PPC, SR and NPC. Plus one byte for end of string marker.
83
#define RSP_MAX_PKT_SIZE ((32 + 3) * 8 + 1)
84
 
85 6 julius
#endif  // ORPSOC_MAIN__H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.