OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [verilog/] [include/] [cfi_flash_def.h] - Blame information for rev 861

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 655 julius 
//          _/             _/_/
2 
//        _/_/           _/_/_/
3 
//      _/_/_/_/         _/_/_/
4 
//      _/_/_/_/_/       _/_/_/              ____________________________________________
5 
//      _/_/_/_/_/       _/_/_/             /                                           /
6 
//      _/_/_/_/_/       _/_/_/            /                                 28F256P30 /
7 
//      _/_/_/_/_/       _/_/_/           /                                           /
8 
//      _/_/_/_/_/_/     _/_/_/          /                                   256Mbit /
9 
//      _/_/_/_/_/_/     _/_/_/         /                                single die /
10 
//      _/_/_/ _/_/_/    _/_/_/        /                                           /
11 
//      _/_/_/  _/_/_/   _/_/_/       /                  Verilog Behavioral Model /
12 
//      _/_/_/   _/_/_/  _/_/_/      /                               Version 1.3 /
13 
//      _/_/_/    _/_/_/ _/_/_/     /                                           /
14 
//      _/_/_/     _/_/_/_/_/_/    /           Copyright (c) 2010 Numonyx B.V. /
15 
//      _/_/_/      _/_/_/_/_/    /___________________________________________/
16 
//      _/_/_/       _/_/_/_/
17 
//      _/_/          _/_/_/
18 
//
19 
//
20 
//             NUMONYX
21 
 
22 
// *****************************************
23 
// Glogal Definition for Device :  M58WR128F
24 
// *****************************************
25 
 
26 
// TimeScale Directive
27 
`timescale 1 ns / 1 ns
28 
 
29 
`define HIGH                 1'b1
30 
`define LOW                  1'b0
31 
`define Z                    1'bZ
32 
`define X                    1'bX
33 
`define FALSE                1'b0
34 
`define TRUE                 1'b1
35 
`define UNLOCK               1'b0      // Unlocked Block Lock Status
36 
`define LOCK                 1'b1      // Locked Block Lock Status
37 
`define UNLOCKDOWN           1'b0      // UnLocked-down Status
38 
`define LOCKDOWN             1'b1      // Locked-down Status
39 
`define BUSY                 1'b0
40 
`define READY                1'b1
41 
`define BYTE_range           7:0
42 
`define WORD_range          15:0
43 
`define LOW_range            7:0
44 
`define HIGH_range          15:8
45 
`define WORDNP               16'hFFFF  // Memory not programmed
46 
`define Kbyte                1024
47 
`define Kword                1024
48 
`define INTEGER              15:0
49 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.