Subversion Repositories openrisc_2011-10-31

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// USBSlaveControlBI.v                                          ////

////                                                              ////

//// This file is part of the usbhostslave opencores effort.

//// <http://www.opencores.org/cores//>                           ////

////                                                              ////

//// Module Description:                                          ////

////       

////                                                              ////

//// To Do:                                                       ////

//// 

////                                                              ////

//// Author(s):                                                   ////

//// - Steve Fielding, sfielding@base2designs.com                 ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG          ////

////                                                              ////

//// This source file may be used and distributed without         ////

//// restriction provided that this copyright statement is not    ////

//// removed from the file and that any derivative work contains  ////

//// the original copyright notice and the associated disclaimer. ////

////                                                              ////

//// This source file is free software; you can redistribute it   ////

//// and/or modify it under the terms of the GNU Lesser General   ////

//// Public License as published by the Free Software Foundation; ////

//// either version 2.1 of the License, or (at your option) any   ////

//// later version.                                               ////

////                                                              ////

//// This source is distributed in the hope that it will be       ////

//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////

//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////

//// PURPOSE. See the GNU Lesser General Public License for more  ////

//// details.                                                     ////

////                                                              ////

//// You should have received a copy of the GNU Lesser General    ////

//// Public License along with this source; if not, download it   ////

//// from <http://www.opencores.org/lgpl.shtml>                   ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

//

`include "timescale.v"

`include "usbSlaveControl_h.v"

module USBSlaveControlBI_simlib (address, dataIn, dataOut, writeEn,

  strobe_i,

  busClk,

  rstSyncToBusClk,

  usbClk,

  rstSyncToUsbClk,

  SOFRxedIntOut, resetEventIntOut, resumeIntOut, transDoneIntOut, NAKSentIntOut, vBusDetIntOut,

  endP0TransTypeReg, endP0NAKTransTypeReg,

  endP1TransTypeReg, endP1NAKTransTypeReg,

  endP2TransTypeReg, endP2NAKTransTypeReg,

  endP3TransTypeReg, endP3NAKTransTypeReg,

  endP0ControlReg,

  endP1ControlReg,

  endP2ControlReg,

  endP3ControlReg,

  EP0StatusReg,

  EP1StatusReg,

  EP2StatusReg,

  EP3StatusReg,

  SCAddrReg, frameNum,

  connectStateIn,

  vBusDetectIn,

  SOFRxedIn, resetEventIn, resumeIntIn, transDoneIn, NAKSentIn,

  slaveControlSelect,

  clrEP0Ready, clrEP1Ready, clrEP2Ready, clrEP3Ready,

  TxLineState,

  LineDirectControlEn,

  fullSpeedPol,

  fullSpeedRate,

  connectSlaveToHost,

  SCGlobalEn

  );

input [4:0] address;

input [7:0] dataIn;

input writeEn;

input strobe_i;

input busClk;

input rstSyncToBusClk;

input usbClk;

input rstSyncToUsbClk;

output [7:0] dataOut;

output SOFRxedIntOut;

output resetEventIntOut;

output resumeIntOut;

output transDoneIntOut;

output NAKSentIntOut;

output vBusDetIntOut;

input [1:0] endP0TransTypeReg;

input [1:0] endP0NAKTransTypeReg;

input [1:0] endP1TransTypeReg;

input [1:0] endP1NAKTransTypeReg;

input [1:0] endP2TransTypeReg;

input [1:0] endP2NAKTransTypeReg;

input [1:0] endP3TransTypeReg;

input [1:0] endP3NAKTransTypeReg;

output [4:0] endP0ControlReg;

output [4:0] endP1ControlReg;

output [4:0] endP2ControlReg;

output [4:0] endP3ControlReg;

input [7:0] EP0StatusReg;

input [7:0] EP1StatusReg;

input [7:0] EP2StatusReg;

input [7:0] EP3StatusReg;

output [6:0] SCAddrReg;

input [10:0] frameNum;

input [1:0] connectStateIn;

input vBusDetectIn;

input SOFRxedIn;

input resetEventIn;

input resumeIntIn;

input transDoneIn;

input NAKSentIn;

input slaveControlSelect;

input clrEP0Ready;

input clrEP1Ready;

input clrEP2Ready;

input clrEP3Ready;

output [1:0] TxLineState;

output LineDirectControlEn;

output fullSpeedPol;

output fullSpeedRate;

output connectSlaveToHost;

output SCGlobalEn;

wire [4:0] address;

wire [7:0] dataIn;

wire writeEn;

wire strobe_i;

wire busClk;

wire rstSyncToBusClk;

wire usbClk;

wire rstSyncToUsbClk;

reg [7:0] dataOut;

reg SOFRxedIntOut;

reg resetEventIntOut;

reg resumeIntOut;

reg transDoneIntOut;

reg NAKSentIntOut;

reg vBusDetIntOut;

wire [1:0] endP0TransTypeReg;

wire [1:0] endP0NAKTransTypeReg;

wire [1:0] endP1TransTypeReg;

wire [1:0] endP1NAKTransTypeReg;

wire [1:0] endP2TransTypeReg;

wire [1:0] endP2NAKTransTypeReg;

wire [1:0] endP3TransTypeReg;

wire [1:0] endP3NAKTransTypeReg;

reg [4:0] endP0ControlReg;

reg [4:0] endP0ControlReg1;

reg [4:0] endP1ControlReg;

reg [4:0] endP1ControlReg1;

reg [4:0] endP2ControlReg;

reg [4:0] endP2ControlReg1;

reg [4:0] endP3ControlReg;

reg [4:0] endP3ControlReg1;

wire [7:0] EP0StatusReg;

wire [7:0] EP1StatusReg;

wire [7:0] EP2StatusReg;

wire [7:0] EP3StatusReg;

reg [6:0] SCAddrReg;

reg [3:0] TxEndPReg;

wire [10:0] frameNum;

wire [1:0] connectStateIn;

wire SOFRxedIn;

wire resetEventIn;

wire resumeIntIn;

wire transDoneIn;

wire NAKSentIn;

wire slaveControlSelect;

wire clrEP0Ready;

wire clrEP1Ready;

wire clrEP2Ready;

wire clrEP3Ready;

reg [1:0] TxLineState;

reg [1:0] TxLineState_reg1;

reg LineDirectControlEn;

reg LineDirectControlEn_reg1;

reg fullSpeedPol;

reg fullSpeedPol_reg1;

reg fullSpeedRate;

reg fullSpeedRate_reg1;

reg connectSlaveToHost;

reg connectSlaveToHost_reg1;

reg SCGlobalEn;

reg SCGlobalEn_reg1;

//internal wire and regs

reg [6:0] SCControlReg;

reg clrVBusDetReq;

reg clrNAKReq;

reg clrSOFReq;

reg clrResetReq;

reg clrResInReq;

reg clrTransDoneReq;

reg SOFRxedInt;

reg resetEventInt;

reg resumeInt;

reg transDoneInt;

reg vBusDetInt;

reg NAKSentInt;

reg [5:0] interruptMaskReg;

reg EP0SetReady;

reg EP1SetReady;

reg EP2SetReady;

reg EP3SetReady;

reg EP0SendStall;

reg EP1SendStall;

reg EP2SendStall;

reg EP3SendStall;

reg EP0IsoEn;

reg EP1IsoEn;

reg EP2IsoEn;

reg EP3IsoEn;

reg EP0DataSequence;

reg EP1DataSequence;

reg EP2DataSequence;

reg EP3DataSequence;

reg EP0Enable;

reg EP1Enable;

reg EP2Enable;

reg EP3Enable;

reg EP0Ready;

reg EP1Ready;

reg EP2Ready;

reg EP3Ready;

reg [2:0] SOFRxedInExtend;

reg [2:0] resetEventInExtend;

reg [2:0] resumeIntInExtend;

reg [2:0] transDoneInExtend;

reg [2:0] NAKSentInExtend;

reg [2:0] clrEP0ReadyExtend;

reg [2:0] clrEP1ReadyExtend;

reg [2:0] clrEP2ReadyExtend;

reg [2:0] clrEP3ReadyExtend;

//clock domain crossing sync registers

//STB = Sync To Busclk

reg [4:0] endP0ControlRegSTB;

reg [4:0] endP1ControlRegSTB;

reg [4:0] endP2ControlRegSTB;

reg [4:0] endP3ControlRegSTB;

reg [2:0] NAKSentInSTB;

reg [2:0] SOFRxedInSTB;

reg [2:0] resetEventInSTB;

reg [2:0] resumeIntInSTB;

reg [2:0] transDoneInSTB;

reg [2:0] clrEP0ReadySTB;

reg [2:0] clrEP1ReadySTB;

reg [2:0] clrEP2ReadySTB;

reg [2:0] clrEP3ReadySTB;

reg SCGlobalEnSTB;

reg [1:0] TxLineStateSTB;

reg LineDirectControlEnSTB;

reg fullSpeedPolSTB;

reg fullSpeedRateSTB;

reg connectSlaveToHostSTB;

reg [7:0] EP0StatusRegSTB;

reg [7:0] EP0StatusRegSTB_reg1;

reg [7:0] EP1StatusRegSTB;

reg [7:0] EP1StatusRegSTB_reg1;

reg [7:0] EP2StatusRegSTB;

reg [7:0] EP2StatusRegSTB_reg1;

reg [7:0] EP3StatusRegSTB;

reg [7:0] EP3StatusRegSTB_reg1;

reg [1:0] endP0TransTypeRegSTB;

reg [1:0] endP0TransTypeRegSTB_reg1;

reg [1:0] endP0NAKTransTypeRegSTB;

reg [1:0] endP0NAKTransTypeRegSTB_reg1;

reg [1:0] endP1TransTypeRegSTB;

reg [1:0] endP1TransTypeRegSTB_reg1;

reg [1:0] endP1NAKTransTypeRegSTB;

reg [1:0] endP1NAKTransTypeRegSTB_reg1;

reg [1:0] endP2TransTypeRegSTB;

reg [1:0] endP2TransTypeRegSTB_reg1;

reg [1:0] endP2NAKTransTypeRegSTB;

reg [1:0] endP2NAKTransTypeRegSTB_reg1;

reg [1:0] endP3TransTypeRegSTB;

reg [1:0] endP3TransTypeRegSTB_reg1;

reg [1:0] endP3NAKTransTypeRegSTB;

reg [1:0] endP3NAKTransTypeRegSTB_reg1;

reg [10:0] frameNumSTB;

reg [10:0] frameNumSTB_reg1;

reg [2:0] vBusDetectInSTB;

reg [1:0] connectStateInSTB;

reg [1:0] connectStateInSTB_reg1;

//sync write demux

always @(posedge busClk)

begin

  if (rstSyncToBusClk == 1'b1) begin

    EP0IsoEn <= 1'b0;

    EP0SendStall <= 1'b0;

    EP0DataSequence <= 1'b0;

    EP0Enable <= 1'b0;

    EP1IsoEn <= 1'b0;

    EP1SendStall <= 1'b0;

    EP1DataSequence <= 1'b0;

    EP1Enable <= 1'b0;

    EP2IsoEn <= 1'b0;

    EP2SendStall <= 1'b0;

    EP2DataSequence <= 1'b0;

    EP2Enable <= 1'b0;

    EP3IsoEn <= 1'b0;

    EP3SendStall <= 1'b0;

    EP3DataSequence <= 1'b0;

    EP3Enable <= 1'b0;

    SCControlReg <= 7'h00;

    SCAddrReg <= 7'h00;

    interruptMaskReg <= 6'h00;

  end

  else begin

    clrVBusDetReq <= 1'b0;

    clrNAKReq <= 1'b0;

    clrSOFReq <= 1'b0;

    clrResetReq <= 1'b0;

    clrResInReq <= 1'b0;

    clrTransDoneReq <= 1'b0;

    EP0SetReady <= 1'b0;

    EP1SetReady <= 1'b0;

    EP2SetReady <= 1'b0;

    EP3SetReady <= 1'b0;

    if (writeEn == 1'b1 && strobe_i == 1'b1 && slaveControlSelect == 1'b1)

    begin

      case (address)

        `EP0_CTRL_REG : begin

          EP0IsoEn <= dataIn[`ENDPOINT_ISO_ENABLE_BIT];

          EP0SendStall <= dataIn[`ENDPOINT_SEND_STALL_BIT];

          EP0DataSequence <= dataIn[`ENDPOINT_OUTDATA_SEQUENCE_BIT];

          EP0SetReady <= dataIn[`ENDPOINT_READY_BIT];

          EP0Enable <= dataIn[`ENDPOINT_ENABLE_BIT];

        end

        `EP1_CTRL_REG : begin

          EP1IsoEn <= dataIn[`ENDPOINT_ISO_ENABLE_BIT];

          EP1SendStall <= dataIn[`ENDPOINT_SEND_STALL_BIT];

          EP1DataSequence <= dataIn[`ENDPOINT_OUTDATA_SEQUENCE_BIT];

          EP1SetReady <= dataIn[`ENDPOINT_READY_BIT];

          EP1Enable <= dataIn[`ENDPOINT_ENABLE_BIT];

        end

        `EP2_CTRL_REG : begin

          EP2IsoEn <= dataIn[`ENDPOINT_ISO_ENABLE_BIT];

          EP2SendStall <= dataIn[`ENDPOINT_SEND_STALL_BIT];

          EP2DataSequence <= dataIn[`ENDPOINT_OUTDATA_SEQUENCE_BIT];

          EP2SetReady <= dataIn[`ENDPOINT_READY_BIT];

          EP2Enable <= dataIn[`ENDPOINT_ENABLE_BIT];

        end

        `EP3_CTRL_REG : begin

          EP3IsoEn <= dataIn[`ENDPOINT_ISO_ENABLE_BIT];

          EP3SendStall <= dataIn[`ENDPOINT_SEND_STALL_BIT];

          EP3DataSequence <= dataIn[`ENDPOINT_OUTDATA_SEQUENCE_BIT];

          EP3SetReady <= dataIn[`ENDPOINT_READY_BIT];

          EP3Enable <= dataIn[`ENDPOINT_ENABLE_BIT];

        end

        `SC_CONTROL_REG : SCControlReg <= dataIn[6:0];

        `SC_ADDRESS : SCAddrReg <= dataIn[6:0];

        `SC_INTERRUPT_STATUS_REG : begin

          clrVBusDetReq <= dataIn[`VBUS_DET_INT_BIT];

          clrNAKReq <= dataIn[`NAK_SENT_INT_BIT];

          clrSOFReq <= dataIn[`SOF_RECEIVED_BIT];

          clrResetReq <= dataIn[`RESET_EVENT_BIT];

          clrResInReq <= dataIn[`RESUME_INT_BIT];

          clrTransDoneReq <= dataIn[`TRANS_DONE_BIT];

        end

        `SC_INTERRUPT_MASK_REG  : interruptMaskReg <= dataIn[5:0];

      endcase

    end

  end

end

//interrupt control 

always @(posedge busClk)

begin

  if (rstSyncToBusClk == 1'b1) begin

    vBusDetInt <= 1'b0;

    NAKSentInt <= 1'b0;

    SOFRxedInt <= 1'b0;

    resetEventInt <= 1'b0;

    resumeInt <= 1'b0;

    transDoneInt <= 1'b0;

  end

  else begin

    if (vBusDetectInSTB[0] != vBusDetectInSTB[1])

      vBusDetInt <= 1'b1;

    else if (clrVBusDetReq == 1'b1)

      vBusDetInt <= 1'b0;

    if (NAKSentInSTB[1] == 1'b1 && NAKSentInSTB[0] == 1'b0)

      NAKSentInt <= 1'b1;

    else if (clrNAKReq == 1'b1)

      NAKSentInt <= 1'b0;

    if (SOFRxedInSTB[1] == 1'b1 && SOFRxedInSTB[0] == 1'b0)

      SOFRxedInt <= 1'b1;

    else if (clrSOFReq == 1'b1)

      SOFRxedInt <= 1'b0;

    if (resetEventInSTB[1] == 1'b1 && resetEventInSTB[0] == 1'b0)

      resetEventInt <= 1'b1;

    else if (clrResetReq == 1'b1)

      resetEventInt <= 1'b0;

    if (resumeIntInSTB[1] == 1'b1 && resumeIntInSTB[0] == 1'b0)

      resumeInt <= 1'b1;

    else if (clrResInReq == 1'b1)

      resumeInt <= 1'b0;

    if (transDoneInSTB[1] == 1'b1 && transDoneInSTB[0] == 1'b0)

      transDoneInt <= 1'b1;

    else if (clrTransDoneReq == 1'b1)

      transDoneInt <= 1'b0;

  end

end

//mask interrupts

always @(*) begin

  transDoneIntOut <= transDoneInt & interruptMaskReg[`TRANS_DONE_BIT];

  resumeIntOut <= resumeInt & interruptMaskReg[`RESUME_INT_BIT];

  resetEventIntOut <= resetEventInt & interruptMaskReg[`RESET_EVENT_BIT];

  SOFRxedIntOut <= SOFRxedInt & interruptMaskReg[`SOF_RECEIVED_BIT];

  NAKSentIntOut <= NAKSentInt & interruptMaskReg[`NAK_SENT_INT_BIT];

  vBusDetIntOut <= vBusDetInt & interruptMaskReg[`VBUS_DET_INT_BIT];

end

//end point ready, set/clear

//Since 'busClk' can be a higher freq than 'usbClk',

//'EP0SetReady' etc must be delayed with respect to other control signals, thus

//ensuring that control signals have been clocked through to 'usbClk' clock

//domain before the ready is asserted.

//Not sure this is required because there is at least two 'usbClk' ticks between

//detection of 'EP0Ready' and sampling of related control signals.

always @(posedge busClk)

begin

  if (rstSyncToBusClk == 1'b1) begin

    EP0Ready <= 1'b0;

    EP1Ready <= 1'b0;

    EP2Ready <= 1'b0;

    EP3Ready <= 1'b0;

  end

  else begin

    if (EP0SetReady == 1'b1)

      EP0Ready <= 1'b1;

    else if (clrEP0ReadySTB[1] == 1'b1 && clrEP0ReadySTB[0] == 1'b0)

      EP0Ready <= 1'b0;

    if (EP1SetReady == 1'b1)

      EP1Ready <= 1'b1;

    else if (clrEP1ReadySTB[1] == 1'b1 && clrEP1ReadySTB[0] == 1'b0)

      EP1Ready <= 1'b0;

    if (EP2SetReady == 1'b1)

      EP2Ready <= 1'b1;

    else if (clrEP2ReadySTB[1] == 1'b1 && clrEP2ReadySTB[0] == 1'b0)

      EP2Ready <= 1'b0;

    if (EP3SetReady == 1'b1)

      EP3Ready <= 1'b1;

    else if (clrEP3ReadySTB[1] == 1'b1 && clrEP3ReadySTB[0] == 1'b0)

      EP3Ready <= 1'b0;

  end

end

//break out control signals

always @(SCControlReg) begin

  SCGlobalEnSTB <= SCControlReg[`SC_GLOBAL_ENABLE_BIT];

  TxLineStateSTB <= SCControlReg[`SC_TX_LINE_STATE_MSBIT:`SC_TX_LINE_STATE_LSBIT];

  LineDirectControlEnSTB <= SCControlReg[`SC_DIRECT_CONTROL_BIT];

  fullSpeedPolSTB <= SCControlReg[`SC_FULL_SPEED_LINE_POLARITY_BIT];

  fullSpeedRateSTB <= SCControlReg[`SC_FULL_SPEED_LINE_RATE_BIT];

  connectSlaveToHostSTB <= SCControlReg[`SC_CONNECT_TO_HOST_BIT];

end

//combine endpoint control signals 

always @(*)

begin

  endP0ControlRegSTB <= {EP0IsoEn, EP0SendStall, EP0DataSequence, EP0Ready, EP0Enable};

  endP1ControlRegSTB <= {EP1IsoEn, EP1SendStall, EP1DataSequence, EP1Ready, EP1Enable};

  endP2ControlRegSTB <= {EP2IsoEn, EP2SendStall, EP2DataSequence, EP2Ready, EP2Enable};

  endP3ControlRegSTB <= {EP3IsoEn, EP3SendStall, EP3DataSequence, EP3Ready, EP3Enable};

end

// async read mux

always @(*)

begin

  case (address)

      `EP0_CTRL_REG : dataOut <= endP0ControlRegSTB;

      `EP0_STS_REG : dataOut <= EP0StatusRegSTB;

      `EP0_TRAN_TYPE_STS_REG : dataOut <= endP0TransTypeRegSTB;

      `EP0_NAK_TRAN_TYPE_STS_REG : dataOut <= endP0NAKTransTypeRegSTB;

      `EP1_CTRL_REG : dataOut <= endP1ControlRegSTB;

      `EP1_STS_REG :  dataOut <= EP1StatusRegSTB;

      `EP1_TRAN_TYPE_STS_REG : dataOut <= endP1TransTypeRegSTB;

      `EP1_NAK_TRAN_TYPE_STS_REG : dataOut <= endP1NAKTransTypeRegSTB;

      `EP2_CTRL_REG : dataOut <= endP2ControlRegSTB;

      `EP2_STS_REG :  dataOut <= EP2StatusRegSTB;

      `EP2_TRAN_TYPE_STS_REG : dataOut <= endP2TransTypeRegSTB;

      `EP2_NAK_TRAN_TYPE_STS_REG : dataOut <= endP2NAKTransTypeRegSTB;

      `EP3_CTRL_REG : dataOut <= endP3ControlRegSTB;

      `EP3_STS_REG :  dataOut <= EP3StatusRegSTB;

      `EP3_TRAN_TYPE_STS_REG : dataOut <= endP3TransTypeRegSTB;

      `EP3_NAK_TRAN_TYPE_STS_REG : dataOut <= endP3NAKTransTypeRegSTB;

      `SC_CONTROL_REG : dataOut <= SCControlReg;

      `SC_LINE_STATUS_REG : dataOut <= {5'b00000, vBusDetectInSTB[0], connectStateInSTB};

      `SC_INTERRUPT_STATUS_REG :  dataOut <= {2'b00, vBusDetInt, NAKSentInt, SOFRxedInt, resetEventInt, resumeInt, transDoneInt};

      `SC_INTERRUPT_MASK_REG  : dataOut <= {2'b00, interruptMaskReg};

      `SC_ADDRESS : dataOut <= {1'b0, SCAddrReg};

      `SC_FRAME_NUM_MSP : dataOut <= {5'b00000, frameNumSTB[10:8]};

      `SC_FRAME_NUM_LSP : dataOut <= frameNumSTB[7:0];

      default: dataOut <= 8'h00;

  endcase

end

//Extend SOFRxedIn, resetEventIn, resumeIntIn, transDoneIn, NAKSentIn from 1 tick

//pulses to 3 tick pulses

always @(posedge usbClk) begin

  if (rstSyncToUsbClk == 1'b1) begin

    SOFRxedInExtend <= 3'b000;

    resetEventInExtend <= 3'b000;

    resumeIntInExtend <= 3'b000;

    transDoneInExtend <= 3'b000;

    NAKSentInExtend <= 3'b000;

    clrEP0ReadyExtend <= 3'b000;

    clrEP1ReadyExtend <= 3'b000;

    clrEP2ReadyExtend <= 3'b000;

    clrEP3ReadyExtend <= 3'b000;

  end

  else begin

    if (SOFRxedIn == 1'b1)

      SOFRxedInExtend <= 3'b111;

    else

      SOFRxedInExtend <= {1'b0, SOFRxedInExtend[2:1]};

    if (resetEventIn == 1'b1)

      resetEventInExtend <= 3'b111;

    else

      resetEventInExtend <= {1'b0, resetEventInExtend[2:1]};

    if (resumeIntIn == 1'b1)

      resumeIntInExtend <= 3'b111;

    else

      resumeIntInExtend <= {1'b0, resumeIntInExtend[2:1]};

    if (transDoneIn == 1'b1)

      transDoneInExtend <= 3'b111;

    else

      transDoneInExtend <= {1'b0, transDoneInExtend[2:1]};

    if (NAKSentIn == 1'b1)

      NAKSentInExtend <= 3'b111;

    else

      NAKSentInExtend <= {1'b0, NAKSentInExtend[2:1]};

    if (clrEP0Ready == 1'b1)

      clrEP0ReadyExtend <= 3'b111;

    else

      clrEP0ReadyExtend <= {1'b0, clrEP0ReadyExtend[2:1]};

    if (clrEP1Ready == 1'b1)

      clrEP1ReadyExtend <= 3'b111;

    else

      clrEP1ReadyExtend <= {1'b0, clrEP1ReadyExtend[2:1]};

    if (clrEP2Ready == 1'b1)

      clrEP2ReadyExtend <= 3'b111;

    else

      clrEP2ReadyExtend <= {1'b0, clrEP2ReadyExtend[2:1]};

    if (clrEP3Ready == 1'b1)

      clrEP3ReadyExtend <= 3'b111;

    else

      clrEP3ReadyExtend <= {1'b0, clrEP3ReadyExtend[2:1]};

  end

end

//re-sync from busClk to usbClk. 

always @(posedge usbClk) begin

  if (rstSyncToUsbClk == 1'b1) begin

    endP0ControlReg <= {5{1'b0}};

    endP0ControlReg1 <= {5{1'b0}};

    endP1ControlReg <= {5{1'b0}};

    endP1ControlReg1 <= {5{1'b0}};

    endP2ControlReg <= {5{1'b0}};

    endP2ControlReg1 <= {5{1'b0}};

    endP3ControlReg <= {5{1'b0}};

    endP3ControlReg1 <= {5{1'b0}};

    SCGlobalEn <= 1'b0;

    SCGlobalEn_reg1 <= 1'b0;

    TxLineState <= 2'b00;

    TxLineState_reg1 <= 2'b00;

    LineDirectControlEn <= 1'b0;

    LineDirectControlEn_reg1 <= 1'b0;

    fullSpeedPol <= 1'b0;

    fullSpeedPol_reg1 <= 1'b0;

    fullSpeedRate <= 1'b0;

    fullSpeedRate_reg1 <= 1'b0;

    connectSlaveToHost <= 1'b0;