OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [backend/] [rtl/] [verilog/] [pll_xtal25_wb24.v] - Blame information for rev 650

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 408 julius
`timescale 1 ns/100 ps
2
// Version: 8.6 8.6.0.34
3
 
4
 
5
module pll_xtal25_wb24(POWERDOWN,CLKA,LOCK,GLA,GLB,GLC);
6
input POWERDOWN, CLKA;
7
output  LOCK, GLA, GLB, GLC;
8
 
9
    wire VCC, GND;
10
 
11
    VCC VCC_1_net(.Y(VCC));
12
    GND GND_1_net(.Y(GND));
13
    PLL #( .VCOFREQUENCY(240.000) )  Core(.CLKA(CLKA), .EXTFB(GND)
14
        , .POWERDOWN(POWERDOWN), .GLA(GLA), .LOCK(LOCK), .GLB(GLB)
15
        , .YB(), .GLC(GLC), .YC(), .OADIV0(GND), .OADIV1(GND),
16
        .OADIV2(GND), .OADIV3(GND), .OADIV4(GND), .OAMUX0(GND),
17
        .OAMUX1(GND), .OAMUX2(GND), .DLYGLA0(GND), .DLYGLA1(GND),
18
        .DLYGLA2(GND), .DLYGLA3(GND), .DLYGLA4(GND), .OBDIV0(VCC),
19
        .OBDIV1(GND), .OBDIV2(GND), .OBDIV3(VCC), .OBDIV4(GND),
20
        .OBMUX0(GND), .OBMUX1(VCC), .OBMUX2(GND), .DLYYB0(GND),
21
        .DLYYB1(GND), .DLYYB2(GND), .DLYYB3(GND), .DLYYB4(GND),
22
        .DLYGLB0(GND), .DLYGLB1(GND), .DLYGLB2(GND), .DLYGLB3(GND)
23
        , .DLYGLB4(GND), .OCDIV0(GND), .OCDIV1(GND), .OCDIV2(VCC),
24
        .OCDIV3(GND), .OCDIV4(GND), .OCMUX0(GND), .OCMUX1(VCC),
25
        .OCMUX2(GND), .DLYYC0(GND), .DLYYC1(GND), .DLYYC2(GND),
26
        .DLYYC3(GND), .DLYYC4(GND), .DLYGLC0(GND), .DLYGLC1(GND),
27
        .DLYGLC2(GND), .DLYGLC3(GND), .DLYGLC4(GND), .FINDIV0(GND)
28
        , .FINDIV1(GND), .FINDIV2(VCC), .FINDIV3(GND), .FINDIV4(
29
        GND), .FINDIV5(GND), .FINDIV6(GND), .FBDIV0(VCC), .FBDIV1(
30
        VCC), .FBDIV2(VCC), .FBDIV3(VCC), .FBDIV4(GND), .FBDIV5(
31
        VCC), .FBDIV6(GND), .FBDLY0(GND), .FBDLY1(GND), .FBDLY2(
32
        GND), .FBDLY3(GND), .FBDLY4(GND), .FBSEL0(VCC), .FBSEL1(
33
        GND), .XDLYSEL(VCC), .VCOSEL0(VCC), .VCOSEL1(VCC),
34
        .VCOSEL2(VCC));
35
 
36
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.