OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [rtl/] [verilog/] [include/] [usbhostslave_slavecontrol_h.v] - Blame information for rev 408

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 408 julius
//////////////////////////////////////////////////////////////////////
2
// usbSlaveControl.v                                           
3
//////////////////////////////////////////////////////////////////////
4
 
5
`ifdef usbSlaveControl_h_vdefined
6
`else
7
`define usbSlaveControl_h_vdefined
8
 
9
//endPointConstants 
10
`define NUM_OF_ENDPOINTS 4
11
`define NUM_OF_REGISTERS_PER_ENDPOINT 4
12
`define BASE_INDEX_FOR_ENDPOINT_REGS 0
13
`define ENDPOINT_CONTROL_REG 0
14
`define ENDPOINT_STATUS_REG 1
15
`define ENDPOINT_TRANSTYPE_STATUS_REG 2
16
`define NAK_TRANSTYPE_STATUS_REG 3
17
`define EP0_CTRL_REG 5'h0
18
`define EP0_STS_REG 5'h1
19
`define EP0_TRAN_TYPE_STS_REG 5'h2
20
`define EP0_NAK_TRAN_TYPE_STS_REG 5'h3
21
`define EP1_CTRL_REG 5'h4
22
`define EP1_STS_REG 5'h5
23
`define EP1_TRAN_TYPE_STS_REG 5'h6
24
`define EP1_NAK_TRAN_TYPE_STS_REG 5'h7
25
`define EP2_CTRL_REG 5'h8
26
`define EP2_STS_REG 5'h9
27
`define EP2_TRAN_TYPE_STS_REG 5'ha
28
`define EP2_NAK_TRAN_TYPE_STS_REG 5'hb
29
`define EP3_CTRL_REG 5'hc
30
`define EP3_STS_REG 5'hd
31
`define EP3_TRAN_TYPE_STS_REG 5'he
32
`define EP3_NAK_TRAN_TYPE_STS_REG 5'hf
33
 
34
 
35
//SCRegIndices 
36
`define LAST_ENDP_REG = `BASE_INDEX_FOR_ENDPOINT_REGS + (`NUM_OF_REGISTERS_PER_ENDPOINT * `NUM_OF_ENDPOINTS) - 1
37
`define SC_CONTROL_REG 5'h10
38
`define SC_LINE_STATUS_REG 5'h11
39
`define SC_INTERRUPT_STATUS_REG 5'h12
40
`define SC_INTERRUPT_MASK_REG 5'h13
41
`define SC_ADDRESS 5'h14
42
`define SC_FRAME_NUM_MSP 5'h15
43
`define SC_FRAME_NUM_LSP 5'h16
44
`define SCREG_BUFFER_LEN 5'h17
45
//SCRXStatusRegIndices 
46
`define NAK_SET_MASK 8'h10
47
`define SC_CRC_ERROR_BIT 0
48
`define SC_BIT_STUFF_ERROR_BIT 1
49
`define SC_RX_OVERFLOW_BIT 2
50
`define SC_RX_TIME_OUT_BIT 3
51
`define SC_NAK_SENT_BIT 4
52
`define SC_STALL_SENT_BIT 5
53
`define SC_ACK_RXED_BIT 6
54
`define SC_DATA_SEQUENCE_BIT 7
55
//SCEndPointControlRegIndices 
56
`define ENDPOINT_ENABLE_BIT 0
57
`define ENDPOINT_READY_BIT 1
58
`define ENDPOINT_OUTDATA_SEQUENCE_BIT 2
59
`define ENDPOINT_SEND_STALL_BIT 3
60
`define ENDPOINT_ISO_ENABLE_BIT 4
61
//SCMasterControlegIndices 
62
`define SC_GLOBAL_ENABLE_BIT 0
63
`define SC_TX_LINE_STATE_LSBIT 1
64
`define SC_TX_LINE_STATE_MSBIT 2
65
`define SC_DIRECT_CONTROL_BIT 3
66
`define SC_FULL_SPEED_LINE_POLARITY_BIT 4
67
`define SC_FULL_SPEED_LINE_RATE_BIT 5
68
`define SC_CONNECT_TO_HOST_BIT 6
69
//SCinterruptRegIndices 
70
`define TRANS_DONE_BIT 0
71
`define RESUME_INT_BIT 1
72
`define RESET_EVENT_BIT 2  //Line has entered reset state or left reset state
73
`define SOF_RECEIVED_BIT 3
74
`define NAK_SENT_INT_BIT 4
75
`define VBUS_DET_INT_BIT 5
76
//TXTransactionTypes 
77
`define SC_SETUP_TRANS 0
78
`define SC_IN_TRANS 1
79
`define SC_OUTDATA_TRANS 2
80
//timeOuts 
81
`define SC_RX_PACKET_TOUT 18
82
 
83
//line status reg
84
`define VBUS_PRES_BIT 2
85
 
86
`endif //usbSlaveControl_h_vdefined  

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.