OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [sw/] [Makefile.inc] - Blame information for rev 483

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 408 julius
 
2
# Expecting BOARD_SW_ROOT already set to indicate how far below directory we're
3
# in the board's software root path is.
4
 
5
# Root from the board's sw/ path
6
PROJ_ROOT=../../../..
7
 
8
# Figure out actual path the common software directory
9
SW_ROOT=$(BOARD_SW_ROOT)/$(PROJ_ROOT)/sw
10
 
11 483 julius
# Set the BOARD to be the path within the board/ path of the project that goes
12
# to this project.
13 468 julius
BOARD=actel/ordb1a3pe1500
14 408 julius
 
15
# Set RTL_VERILOG_INCLUDE_DIR so software
16 468 julius
RTL_VERILOG_INCLUDE_DIR=$(shell pwd)/$(BOARD_SW_ROOT)/../rtl/verilog/include
17 408 julius
 
18
# Set the processor capability flags
19
#MARCH_FLAGS =-mhard-mul -mhard-div -msoft-float
20 425 julius
MARCH_FLAGS =-mhard-mul -msoft-div -msoft-float
21
export MARCH_FLAGS
22 408 julius
 
23
# Finally include the main software include file
24
 
25
include $(SW_ROOT)/Makefile.inc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.