URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [generic/] [ft/] [sw/] [board/] [include/] [board.h] - Blame information for rev 483

Details | Compare with Previous | View Log


#ifndef _BOARD_H_
#define _BOARD_H_
 
#define IN_CLK                50000000 // Hz
 
 
//
// Defines for each core (memory map base, OR1200 interrupt line number, etc.)
//
#define RAM_BASE            0x00000000
#define RAM_SIZE            0x00100000
 
 
// Parity error indicator module. Simple one for this build
#define PARERR_BASE 0xe0000000
// Parity error generator IRQ - just for this test design
#define PARERR_IRQ 5
 
 
 
//
// OR1200 tick timer period define
//
#define TICKS_PER_SEC   100
 
#endif

Line No.	Rev	Author	Line
1	483	julius	`#ifndef _BOARD_H_`
2			`#define _BOARD_H_`
3
4			`#define IN_CLK 50000000 // Hz`
5
6
7			`//`
8			`// Defines for each core (memory map base, OR1200 interrupt line number, etc.)`
9			`//`
10			`#define RAM_BASE 0x00000000`
11			`#define RAM_SIZE 0x00100000`
12
13
14			`// Parity error indicator module. Simple one for this build`
15			`#define PARERR_BASE 0xe0000000`
16			`// Parity error generator IRQ - just for this test design`
17			`#define PARERR_IRQ 5`
18
19
20
21			`//`
22			`// OR1200 tick timer period define`
23			`//`
24			`#define TICKS_PER_SEC 100`
25
26			`#endif`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [generic/] [ft/] [sw/] [board/] [include/] [board.h] - Blame information for rev 483