OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [atlys/] [rtl/] [verilog/] [include/] [xilinx_ddr2_params.v] - Blame information for rev 627

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 627 stekern
   parameter C3_P0_MASK_SIZE           = 16;
2
   parameter C3_P0_DATA_PORT_SIZE      = 128;
3
   parameter DEBUG_EN                = 0;
4
   parameter C3_MEMCLK_PERIOD        = 3750;
5
   parameter C3_CALIB_SOFT_IP        = "TRUE";
6
   parameter C3_SIMULATION           = "FALSE";
7
   parameter C3_RST_ACT_LOW          = 0;
8
   parameter C3_INPUT_CLK_TYPE       = "SINGLE_ENDED";
9
   parameter C3_MEM_ADDR_ORDER       = "BANK_ROW_COLUMN";
10
   parameter C3_NUM_DQ_PINS          = 16;
11
   parameter C3_MEM_ADDR_WIDTH       = 13;
12
   parameter C3_MEM_BANKADDR_WIDTH   = 3;
13
 
14
   // Simulation parameter defines
15
   parameter DQ_WIDTH                = 16;
16
   parameter DQS_WIDTH               = 1;
17
   parameter DM_WIDTH                = 1;
18
   parameter CLK_WIDTH               = 1;
19
   parameter ROW_WIDTH               = 13;
20
   parameter BANK_WIDTH              = 3;
21
   parameter CKE_WIDTH               = 1;
22
   parameter ODT_WIDTH               = 1;
23
 
24
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.