OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [atlys/] [sim/] [bin/] [atlys-or1ksim.cfg] - Blame information for rev 631

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 629 stekern 
/* atlys-or1ksim.cfg -- Simulator configuration script file for Atlys board.
2 
 
3 
   Copyright (C) 2001-2002, Marko Mlinar, markom@opencores.org
4 
   Copyright (C) 2010, Embecosm Limited
5 
 
6 
   Contributor Jeremy Bennett
7 
 
8 
   This file is part of OpenRISC 1000 Architectural Simulator.
9 
 
10 
   This program is free software; you can redistribute it and/or modify it
11 
   under the terms of the GNU General Public License as published by the Free
12 
   Software Foundation; either version 3 of the License, or (at your option)
13 
   any later version.
14 
 
15 
   This program is distributed in the hope that it will be useful, but WITHOUT
16 
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17 
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
18 
   more details.
19 
 
20 
   You should have received a copy of the GNU General Public License along
21 
   with this program.  If not, see . */
22 
 
23 
 
24 
/* -------------------------------------------------------------------------- */
25 
/* The Ork1sim has various parameters, that can be set in configuration files
26 
   like this one. The user can specify a configuration file at startup with
27 
   the -f  option.
28 
 
29 
   The user guide (see the 'doc' directory) gives full details on
30 
   configuration files. This is a reference configuration, which may be used
31 
   as a starting point for customization.
32 
 
33 
   A number of peripherals are mapped at standard addresses (above 0x80000000)
34 
   in the Verilog RTL of ORPSoC standard sitribution. The same values should
35 
   be used in Or1ksim section definitions to match the behavior of the Verilog
36 
 
37 
      0x90000000 UART
38 
      0x91000000 GPIO
39 
      0x92000000 Ethernet
40 
                                                                              */
41 
/* -------------------------------------------------------------------------- */
42 
 
43 
 
44 
/* Simulator section
45 
 
46 
   verbose               = 0|1
47 
   debug                 = 0-9
48 
   profile               = 0|1
49 
   prof_file             = "" (default: "sim.profile")
50 
   mprofile              = 0|1
51 
   mprof_file            = "" (default: "sim.mprofile")
52 
   history               = 0|1
53 
   exe_log               = 0|1
54 
   exe_log_type          = hardware|simple|software|default
55 
   exe_log_start         =  (default: 0)
56 
   exe_log_end           =  (default: never end)
57 
   exe_log_marker        =  (default: no markers)
58 
   exe_log_file          = "" (default: "executed.log")
59 
   exe_bin_insn_log      = 0|1
60 
   exe_bin_insn_log_file = "" (default: "exe-insn.bin")
61 
   clkcycle              = [ps|ns|us|ms]
62 
*/
63 
section sim
64 
  clkcycle = 20ns
65 
end
66 
 
67 
/* CPU section
68 
 
69 
   ver         =  (default: 0)
70 
   cfg         =  (default: 0)
71 
   rev         =  (default: 0)
72 
   upr         =  (see user manual for default settings)
73 
   cfgr        =  (default: 0x00000020)
74 
   sr          =  (default: 0x00008001)
75 
   superscalar = 0|1
76 
   hazards     = 0|1
77 
   dependstats = 0|1
78 
   sbuf_len    =  (default: 0)
79 
   hardfloat   = 0|1
80 
*/
81 
section cpu
82 
  ver = 0x12
83 
  cfg = 0x00
84 
  rev = 0x0001
85 
end
86 
 
87 
 
88 
/* Memory section
89 
 
90 
   type        = unknown|random|unknown|pattern
91 
   random_seed =  (default: -1)
92 
   pattern     =  (default: 0)
93 
   baseaddr    =  (default: 0)
94 
   size        =  (default: 1024)
95 
   name        = "" (default: "anonymous memory block")
96 
   ce          =  (default: -1)
97 
   mc          =  (default: 0)
98 
   delayr      =  (default: 1)
99 
   delayw      =  (default: 1)
100 
   log         = "" (default: NULL)
101 
*/
102 
section memory
103 
  name        = "RAM"
104 
  type        = unknown
105 
  baseaddr    = 0x00000000
106 
  size        = 0x08000000
107 
  delayr      = 1
108 
  delayw      = 1
109 
end
110 
 
111 
 
112 
/* Data MMU section
113 
 
114 
   enabled   = 0|1
115 
   nsets     =  (default: 1)
116 
   nways     =  (default: 1)
117 
   pagesize  =  (default: 8192)
118 
   entrysize =  (default: 1)
119 
   ustates   =  (default: 1)
120 
   hitdelay  =  (default: 1)
121 
   missdelay =  (default: 1)
122 
*/
123 
section dmmu
124 
  enabled   = 1
125 
  nsets     = 64
126 
  nways     = 1
127 
  pagesize  = 8192
128 
  hitdelay  = 0
129 
  missdelay = 0
130 
end
131 
 
132 
 
133 
/* Instruction MMU section
134 
 
135 
   enabled   = 0|1
136 
   nsets     =  (default: 1)
137 
   nways     =  (default: 1)
138 
   pagesize  =  (default: 8192)
139 
   entrysize =  (default: 1)
140 
   ustates   =  (default: 1)
141 
   hitdelay  =  (default: 1)
142 
   missdelay =  (default: 1)
143 
*/
144 
section immu
145 
  enabled   = 1
146 
  nsets     = 64
147 
  nways     = 1
148 
  pagesize  = 8192
149 
  hitdelay  = 0
150 
  missdelay = 0
151 
end
152 
 
153 
 
154 
/* Data cache section
155 
 
156 
   enabled         = 0|1
157 
   nsets           =  (default: 1)
158 
   nways           =  (default: 1)
159 
   blocksize       =  (default: 16)
160 
   ustates         =  (default: 2)
161 
   load_hitdelay   =  (default: 2)
162 
   load_missdelay  =  (default: 2)
163 
   store_hitdelay  =  (default: 0)
164 
   store_missdelay =  (default: 0)
165 
*/
166 
 
167 
section dc
168 
  enabled         = 1
169 
  nsets           = 32768
170 
  nways           = 1
171 
  blocksize       = 32
172 
  load_hitdelay   = 0
173 
  load_missdelay  = 0
174 
  store_hitdelay  = 0
175 
  store_missdelay = 0
176 
end
177 
 
178 
 
179 
/* Instruction cache section
180 
 
181 
   enabled    = 0|1
182 
   nsets      =  (default: 1)
183 
   nways      =  (default: 1)
184 
   blocksize  =  (default: 16)
185 
   ustates    =  (default: 2)
186 
   hitdelay   =  (default: 1)
187 
   missdelay  =  (default: 1)
188 
*/
189 
section ic
190 
  enabled   = 1
191 
  nsets     = 32768
192 
  nways     = 1
193 
  blocksize = 32
194 
  hitdelay  = 0
195 
  missdelay = 0
196 
end
197 
 
198 
 
199 
/* Programmable interrupt controller section
200 
 
201 
  enabled      = 0|1
202 
  edge_trigger = 0|1 (default: 1)
203 
*/
204 
 
205 
section pic
206 
  enabled = 1
207 
end
208 
 
209 
 
210 
/* Power management section
211 
 
212 
   enabled = 0|1
213 
*/
214 
 
215 
section pm
216 
  enabled = 0
217 
end
218 
 
219 
/* Debug unit section
220 
 
221 
   enabled     = 0|1
222 
   rsp_enabled = 0|1
223 
   rsp_port    =  (default: 51000)
224 
   vapi_id     =  (default: 0)
225 
*/
226 
section debug
227 
  enabled = 0
228 
end
229 
 
230 
 
231 
/* UART section
232 
 
233 
   enabled  = 0|1
234 
   baseaddr =  (default: 0)
235 
   channel  = "value>" (default: "xterm:")
236 
   irq      =  (default: 0)
237 
   16550    = 0|1
238 
   jitter   =  (default: 0)
239 
   vapi_id  =  (default: 0)
240 
*/
241 
 
242 
section uart
243 
  enabled  = 1
244 
  baseaddr = 0x90000000
245 
  irq      = 2
246 
  16550    = 1
247 
end
248 
 
249 
/* Ethernet section
250 
 
251 
   enabled    = 0|1
252 
   baseaddr   =  (default: 0)
253 
   dma        =  (default: 0)
254 
   irq        =  (default: 0)
255 
   rtx_type   = 0|1
256 
   rx_channel =  (default: 0)
257 
   tx_channel =  (default: 0)
258 
   rxfile     = "" (default: "eth_rx")
259 
   txfile     = "" (default: "eth_rx")
260 
   sockif     = "" (default: "or1ksim_eth")
261 
   vapi_id    =  (default: 0)
262 
*/
263 
section ethernet
264 
  enabled  = 1
265 
  baseaddr = 0x92000000
266 
  irq      = 4
267 
  rtx_type = "tap"
268 
  tap_dev = "tap0"
269 
  dummy_crc = 1
270 
end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.