| 1 |
44 |
julius |
//////////////////////////////////////////////////////////////////////
|
| 2 |
|
|
//// ////
|
| 3 |
|
|
//// File name: eth_phy_defines.v ////
|
| 4 |
|
|
//// ////
|
| 5 |
|
|
//// This file is part of the Ethernet IP core project ////
|
| 6 |
|
|
//// http://www.opencores.org/projects/ethmac/ ////
|
| 7 |
|
|
//// ////
|
| 8 |
|
|
//// Author(s): ////
|
| 9 |
|
|
//// - Tadej Markovic, tadej@opencores.org ////
|
| 10 |
|
|
//// ////
|
| 11 |
|
|
//// All additional information is available in the README.txt ////
|
| 12 |
|
|
//// file. ////
|
| 13 |
|
|
//// ////
|
| 14 |
|
|
//// ////
|
| 15 |
|
|
//////////////////////////////////////////////////////////////////////
|
| 16 |
|
|
//// ////
|
| 17 |
|
|
//// Copyright (C) 2002, Authors ////
|
| 18 |
|
|
//// ////
|
| 19 |
|
|
//// This source file may be used and distributed without ////
|
| 20 |
|
|
//// restriction provided that this copyright statement is not ////
|
| 21 |
|
|
//// removed from the file and that any derivative work contains ////
|
| 22 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
| 23 |
|
|
//// ////
|
| 24 |
|
|
//// This source file is free software; you can redistribute it ////
|
| 25 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
| 26 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
| 27 |
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
| 28 |
|
|
//// later version. ////
|
| 29 |
|
|
//// ////
|
| 30 |
|
|
//// This source is distributed in the hope that it will be ////
|
| 31 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
| 32 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
| 33 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
| 34 |
|
|
//// details. ////
|
| 35 |
|
|
//// ////
|
| 36 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
| 37 |
|
|
//// Public License along with this source; if not, download it ////
|
| 38 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
| 39 |
|
|
//// ////
|
| 40 |
|
|
//////////////////////////////////////////////////////////////////////
|
| 41 |
|
|
//
|
| 42 |
|
|
// CVS Revision History
|
| 43 |
|
|
//
|
| 44 |
|
|
// $Log: not supported by cvs2svn $
|
| 45 |
|
|
// Revision 1.1 2002/09/13 11:57:20 mohor
|
| 46 |
|
|
// New testbench. Thanks to Tadej M - "The Spammer".
|
| 47 |
|
|
//
|
| 48 |
|
|
//
|
| 49 |
|
|
//
|
| 50 |
|
|
|
| 51 |
|
|
// Address of PHY device (LXT971A)
|
| 52 |
412 |
julius |
`define ETH_PHY_ADDR 5'h00 //Changed to 0 -jb
|
| 53 |
44 |
julius |
|
| 54 |
|
|
// LED/Configuration pins on PHY device - see the specification, page 26, table 8
|
| 55 |
|
|
// Initial set of bits 13, 12 and 8 of Control Register
|
| 56 |
|
|
`define LED_CFG1 1'b0
|
| 57 |
49 |
julius |
`define LED_CFG2 1'b1
|
| 58 |
44 |
julius |
`define LED_CFG3 1'b1
|
| 59 |
|
|
|
| 60 |
|
|
|
| 61 |
|
|
// Supported speeds and physical ports - see the specification, page 67, table 41
|
| 62 |
|
|
// Set bits 15 to 9 of Status Register
|
| 63 |
|
|
`define SUPPORTED_SPEED_AND_PORT 7'h3F
|
| 64 |
|
|
|
| 65 |
|
|
// Extended status register (address 15)
|
| 66 |
|
|
// Set bit 8 of Status Register
|
| 67 |
|
|
`define EXTENDED_STATUS 1'b0
|
| 68 |
|
|
|
| 69 |
|
|
// Default status bits - see the specification, page 67, table 41
|
| 70 |
|
|
// Set bits 6 to 0 of Status Register
|
| 71 |
|
|
`define DEFAULT_STATUS 7'h09
|
| 72 |
|
|
|
| 73 |
|
|
// PHY ID 1 number - see the specification, page 68, table 42
|
| 74 |
|
|
// Set bits of Phy Id Register 1
|
| 75 |
|
|
`define PHY_ID1 16'h0013
|
| 76 |
|
|
|
| 77 |
|
|
// PHY ID 2 number - see the specification, page 68, table 43
|
| 78 |
|
|
// Set bits 15 to 10 of Phy Id Register 2
|
| 79 |
|
|
`define PHY_ID2 6'h1E
|
| 80 |
|
|
|
| 81 |
|
|
// Manufacturer MODEL number - see the specification, page 68, table 43
|
| 82 |
|
|
// Set bits 9 to 4 of Phy Id Register 2
|
| 83 |
|
|
`define MAN_MODEL_NUM 6'h0E
|
| 84 |
|
|
|
| 85 |
|
|
// Manufacturer REVISION number - see the specification, page 68, table 43
|
| 86 |
|
|
// Set bits 3 to 0 of Phy Id Register 2
|
| 87 |
|
|
`define MAN_REVISION_NUM 4'h2
|
| 88 |
|
|
|
| 89 |
|
|
|
| 90 |
|
|
|
| 91 |
|
|
|
