OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [rtl/] [verilog/] [include/] [dbg_cpu_defines.v] - Blame information for rev 412

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 412 julius
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  dbg_cpu_defines.v                                           ////
4
////                                                              ////
5
////                                                              ////
6
////  This file is part of the SoC Debug Interface.               ////
7
////  http://www.opencores.org/projects/DebugInterface/           ////
8
////                                                              ////
9
////  Author(s):                                                  ////
10
////       Igor Mohor (igorm@opencores.org)                       ////
11
////                                                              ////
12
////                                                              ////
13
////  All additional information is avaliable in the README.txt   ////
14
////  file.                                                       ////
15
////                                                              ////
16
//////////////////////////////////////////////////////////////////////
17
////                                                              ////
18
//// Copyright (C) 2000 - 2004 Authors                            ////
19
////                                                              ////
20
//// This source file may be used and distributed without         ////
21
//// restriction provided that this copyright statement is not    ////
22
//// removed from the file and that any derivative work contains  ////
23
//// the original copyright notice and the associated disclaimer. ////
24
////                                                              ////
25
//// This source file is free software; you can redistribute it   ////
26
//// and/or modify it under the terms of the GNU Lesser General   ////
27
//// Public License as published by the Free Software Foundation; ////
28
//// either version 2.1 of the License, or (at your option) any   ////
29
//// later version.                                               ////
30
////                                                              ////
31
//// This source is distributed in the hope that it will be       ////
32
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
33
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
34
//// PURPOSE.  See the GNU Lesser General Public License for more ////
35
//// details.                                                     ////
36
////                                                              ////
37
//// You should have received a copy of the GNU Lesser General    ////
38
//// Public License along with this source; if not, download it   ////
39
//// from http://www.opencores.org/lgpl.shtml                     ////
40
////                                                              ////
41
//////////////////////////////////////////////////////////////////////
42
 
43
// Defining length of the command
44
`define DBG_CPU_CMD_LEN          3'd4
45
`define DBG_CPU_CMD_CNT_WIDTH    3
46
 
47
// Defining length of the access_type field
48
`define DBG_CPU_ACC_TYPE_LEN     4
49
 
50
// Defining length of the address
51
`define DBG_CPU_ADR_LEN          32
52
 
53
// Defining length of the length register
54
`define DBG_CPU_LEN_LEN          16
55
 
56
// Defining total length of the DR needed
57
`define DBG_CPU_DR_LEN           (`DBG_CPU_ACC_TYPE_LEN + `DBG_CPU_ADR_LEN + `DBG_CPU_LEN_LEN)
58
// Defining length of the CRC
59
`define DBG_CPU_CRC_LEN          6'd32
60
`define DBG_CPU_CRC_CNT_WIDTH    6
61
 
62
// Defining length of status
63
`define DBG_CPU_STATUS_LEN       3'd4
64
`define DBG_CPU_STATUS_CNT_WIDTH 3
65
 
66
// Defining length of the data
67
//define DBG_CPU_DATA_CNT_WIDTH      `DBG_CPU_LEN_LEN + 3
68
`define DBG_CPU_DATA_CNT_WIDTH    19
69
//define DBG_CPU_DATA_CNT_LIM_WIDTH   `DBG_CPU_LEN_LEN
70
`define DBG_CPU_DATA_CNT_LIM_WIDTH 16
71
// Defining length of the control register
72
`define DBG_CPU_CTRL_LEN         2
73
 
74
//Defining commands
75
`define DBG_CPU_GO               4'h0
76
`define DBG_CPU_RD_COMM          4'h1
77
`define DBG_CPU_WR_COMM          4'h2
78
`define DBG_CPU_RD_CTRL          4'h3
79
`define DBG_CPU_WR_CTRL          4'h4
80
 
81
// Defining access types for wishbone
82
`define DBG_CPU_WRITE            4'h2
83
`define DBG_CPU_READ             4'h6
84
 
85
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.