Subversion Repositories openrisc

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// orpsoc-defines                                               ////

////                                                              ////

//// Top level ORPSoC defines file                                ////

////                                                              ////

//// Included in toplevel and testbench                           ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// Copyright (C) 2009, 2010 Authors and OPENCORES.ORG           ////

////                                                              ////

//// This source file may be used and distributed without         ////

//// restriction provided that this copyright statement is not    ////

//// removed from the file and that any derivative work contains  ////

//// the original copyright notice and the associated disclaimer. ////

////                                                              ////

//// This source file is free software; you can redistribute it   ////

//// and/or modify it under the terms of the GNU Lesser General   ////

//// Public License as published by the Free Software Foundation; ////

//// either version 2.1 of the License, or (at your option) any   ////

//// later version.                                               ////

////                                                              ////

//// This source is distributed in the hope that it will be       ////

//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////

//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////

//// PURPOSE.  See the GNU Lesser General Public License for more ////

//// details.                                                     ////

////                                                              ////

//// You should have received a copy of the GNU Lesser General    ////

//// Public License along with this source; if not, download it   ////

//// from http://www.opencores.org/lgpl.shtml                     ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

// Define board clock - main system clock period

// 20ns period = 50MHz freq.

`define BOARD_CLOCK_PERIOD 20

// Included modules: define to include

`define JTAG_DEBUG

`define UART0

`define RAM_WB

`define INTGEN

// end of included module defines - keep this comment line here

//

// Arbiter defines

//

// Uncomment to register things through arbiter (hopefully quicker design)

// Instruction bus arbiter

//`define ARBITER_IBUS_REGISTERING

`define ARBITER_IBUS_WATCHDOG

// Watchdog timeout: 2^(ARBITER_IBUS_WATCHDOG_TIMER_WIDTH+1) cycles

`define ARBITER_IBUS_WATCHDOG_TIMER_WIDTH 12

// Data bus arbiter

//`define ARBITER_DBUS_REGISTERING

`define ARBITER_DBUS_WATCHDOG

// Watchdog timeout: 2^(ARBITER_DBUS_WATCHDOG_TIMER_WIDTH+1) cycles

`define ARBITER_DBUS_WATCHDOG_TIMER_WIDTH 12

// Byte bus (peripheral bus) arbiter

// Don't really need the watchdog here - the databus will pick it up

//`define ARBITER_BYTEBUS_WATCHDOG

// Watchdog timeout: 2^(ARBITER_BYTEBUS_WATCHDOG_TIMER_WIDTH+1) cycles

`define ARBITER_BYTEBUS_WATCHDOG_TIMER_WIDTH 9