URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [smii/] [README] - Blame information for rev 862

Go to most recent revision | Details | Compare with Previous | View Log


MII to SMII converter RTL
 
This implements conversion between the 3-pin SMII bus and the  higher-pin count MII interface for communication between a 10/100 ethernet MAC and ethernet PHY.
 
 

Line No.	Rev	Author	Line
1	408	julius	`MII to SMII converter RTL`
2
3			`This implements conversion between the 3-pin SMII bus and the higher-pin count MII interface for communication between a 10/100 ethernet MAC and ethernet PHY.`
4
5

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [smii/] [README] - Blame information for rev 862