OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [scripts/] [make/] [Makefile-simulators.inc] - Blame information for rev 542

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 542 julius
# Various simulator commands
2
 
3
 
4
# Icarus verilog commands
5
ICARUS_COMPILE=iverilog
6
ICARUS_RUN=vvp
7
ICARUS_SCRIPT=icarus.scr
8
ICARUS_SIM_EXE=vlogsim.elf
9
ICARUS=icarus
10
 
11
 
12
# Modelsim variables
13
MGC_VSIM=vsim
14
MGC_VLOG_COMP=vlog
15
MGC_VHDL_COMP=vcom
16
MODELSIM=modelsim

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.