OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [apps/] [spiflash/] [spiflash-program.ld] - Blame information for rev 468

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 349 julius
/*STARTUP(../support/crt0.o)*/
2
/*ENTRY()*/
3
OUTPUT_ARCH(or32)
4
/*GROUP()*/
5
SEARCH_DIR(.)
6
__DYNAMIC  =  0;
7
 
8
MEMORY
9
{
10
        vectors : ORIGIN = 0, LENGTH = 0x1000
11
        ram     : ORIGIN = 0x1000, LENGTH = (8M - 0x1000)
12
}
13
 
14
 
15
/*
16
 * Allocate the stack to be at the top of memory, since the stack
17
 * grows down.
18
 */
19
PROVIDE (_stack = 64K - 4);
20
PROVIDE (__stack = 64K - 4);
21
 
22
SECTIONS
23
{
24
        .vectors :
25
        {
26
                *(.vectors)
27
        } > vectors
28
 
29
        .text : {
30
                stext = .;
31
                _stext = .;
32
                *(.text)
33
                _etext  =  .;
34
                __CTOR_LIST__ = .;
35
                LONG((__CTOR_END__ - __CTOR_LIST__) / 4 - 2)
36
                *(.ctors)
37
                LONG(0)
38
                __CTOR_END__ = .;
39
                __DTOR_LIST__ = .;
40
                LONG((__DTOR_END__ - __DTOR_LIST__) / 4 - 2)
41
                *(.dtors)
42
                LONG(0)
43
                __DTOR_END__ = .;
44
                *(.lit)
45
                *(.shdata)
46
                _endtext = .;
47
        }  > ram
48
 
49
        .rodata : {
50
                *(.rodata);
51
                *(.rodata.*)
52
        } > ram
53
 
54
        /* Section we'll use for storing the program to load into the SPI flash */
55
        .spiprogram : {
56
                    spiprogram_data = .;
57
                    _spiprogram_data = .;
58
                    *(.spiprogram)
59
                    end_spiprogram_data = .;
60
                    _end_spiprogram_data = .;
61
 
62
        } > ram
63
 
64
        .shbss :
65
        {
66
                *(.shbss)
67
        } > ram
68
 
69
        .talias :
70
        {
71
        }  > ram
72
 
73
        .data : {
74
                sdata  =  .;
75
                _sdata  =  .;
76
                *(.data)
77
                edata  =  .;
78
                _edata  =  .;
79
        } > ram
80
 
81
        .bss SIZEOF(.data) + ADDR(.data) :
82
        {
83
                sbss = . ;
84
                _sbss = . ;
85
                __bss_start = ALIGN(0x8);
86
                ___bss_start = ALIGN(0x8);
87
                *(.bss)
88
                *(COMMON)
89
                end = ALIGN(0x8);
90
                _end = ALIGN(0x8);
91
                __end = ALIGN(0x8);
92
                ebss = .;
93
                _ebss = .;
94
        }
95
 
96
        .stab  0 (NOLOAD) :
97
        {
98
                [ .stab ]
99
        }
100
 
101
        .stabstr  0 (NOLOAD) :
102
        {
103
                [ .stabstr ]
104
        }
105
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.