OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [bootrom/] [Makefile] - Blame information for rev 402

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 361 julius
# Makefile for bootROM Verilog
2 393 julius
SW_ROOT=..
3
include $(SW_ROOT)/Makefile.inc
4 361 julius
 
5
 
6
all: bootrom.v
7
 
8 393 julius
%.v: %.bin $(SW_ROOT)/utils/bin2vlogarray
9
        $(Q)$(SW_ROOT)/utils/bin2vlogarray < $< > $@
10 361 julius
 
11
%.dis: %.o
12
        $(Q)$(OR32_OBJDUMP) -d $< > $@
13
 
14
%.bin: %.o
15
        $(Q)$(OR32_OBJCOPY) -O binary $< $@
16
 
17 393 julius
$(SW_ROOT)/utils/bin2vlogarray:
18
        $(Q)$(MAKE) -C $(SW_ROOT)/utils bin2vlogarray
19 361 julius
 
20
clean:
21
        $(Q)rm -f *.o *.bin *.hex *.in *.dis *.v
22
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.