OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [bootrom/] [Makefile] - Blame information for rev 828

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 361 julius
# Makefile for bootROM Verilog
2 393 julius
SW_ROOT=..
3
include $(SW_ROOT)/Makefile.inc
4 361 julius
 
5 479 julius
# Whenever PRELOAD_RAM is defined on command line, we probably want the bootrom
6
# to be jumping to reset instead of doing a full boot preload.
7
ifeq ($(PRELOAD_RAM),1)
8
OR32_CFLAGS += -DPRELOAD_RAM
9
endif
10 361 julius
 
11
all: bootrom.v
12
 
13 393 julius
%.v: %.bin $(SW_ROOT)/utils/bin2vlogarray
14
        $(Q)$(SW_ROOT)/utils/bin2vlogarray < $< > $@
15 361 julius
 
16
%.dis: %.o
17
        $(Q)$(OR32_OBJDUMP) -d $< > $@
18
 
19
%.bin: %.o
20
        $(Q)$(OR32_OBJCOPY) -O binary $< $@
21
 
22 393 julius
$(SW_ROOT)/utils/bin2vlogarray:
23
        $(Q)$(MAKE) -C $(SW_ROOT)/utils bin2vlogarray
24 361 julius
 
25
clean:
26
        $(Q)rm -f *.o *.bin *.hex *.in *.dis *.v
27
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.