| 1 |
408 |
julius |
#ifndef _ETH_PHY_MII_H_
|
| 2 |
|
|
#define _ETH_PHY_MII_H_
|
| 3 |
|
|
/* Generic MII registers. */
|
| 4 |
|
|
|
| 5 |
|
|
#define MII_BMCR 0x00 /* Basic mode control register */
|
| 6 |
|
|
#define MII_BMSR 0x01 /* Basic mode status register */
|
| 7 |
|
|
#define MII_PHYSID1 0x02 /* PHYS ID 1 */
|
| 8 |
|
|
#define MII_PHYSID2 0x03 /* PHYS ID 2 */
|
| 9 |
|
|
#define MII_ADVERTISE 0x04 /* Advertisement control reg */
|
| 10 |
|
|
#define MII_LPA 0x05 /* Link partner ability reg */
|
| 11 |
|
|
#define MII_EXPANSION 0x06 /* Expansion register */
|
| 12 |
|
|
#define MII_CTRL1000 0x09 /* 1000BASE-T control */
|
| 13 |
|
|
#define MII_STAT1000 0x0a /* 1000BASE-T status */
|
| 14 |
|
|
#define MII_ESTATUS 0x0f /* Extended Status */
|
| 15 |
|
|
#define MII_DCOUNTER 0x12 /* Disconnect counter */
|
| 16 |
|
|
#define MII_FCSCOUNTER 0x13 /* False carrier counter */
|
| 17 |
|
|
#define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
|
| 18 |
|
|
#define MII_RERRCOUNTER 0x15 /* Receive error counter */
|
| 19 |
|
|
#define MII_SREVISION 0x16 /* Silicon revision */
|
| 20 |
|
|
#define MII_RESV1 0x17 /* Reserved... */
|
| 21 |
|
|
#define MII_LBRERROR 0x18 /* Lpback, rx, bypass error */
|
| 22 |
|
|
#define MII_PHYADDR 0x19 /* PHY address */
|
| 23 |
|
|
#define MII_RESV2 0x1a /* Reserved... */
|
| 24 |
|
|
#define MII_TPISTATUS 0x1b /* TPI status for 10mbps */
|
| 25 |
|
|
#define MII_NCONFIG 0x1c /* Network interface config */
|
| 26 |
|
|
|
| 27 |
|
|
/* Basic mode control register. */
|
| 28 |
|
|
#define BMCR_SPD2 0x0040 /* Gigabit enable? (bcm5411) */
|
| 29 |
|
|
#define BMCR_RESV 0x003f /* Unused... */
|
| 30 |
|
|
#define BMCR_SPEED1000 0x0040 /* MSB of Speed (1000) */
|
| 31 |
|
|
#define BMCR_CTST 0x0080 /* Collision test */
|
| 32 |
|
|
#define BMCR_FULLDPLX 0x0100 /* Full duplex */
|
| 33 |
|
|
#define BMCR_ANRESTART 0x0200 /* Auto negotiation restart */
|
| 34 |
|
|
#define BMCR_ISOLATE 0x0400 /* Disconnect DP83840 from MII */
|
| 35 |
|
|
#define BMCR_PDOWN 0x0800 /* Powerdown the DP83840 */
|
| 36 |
|
|
#define BMCR_ANENABLE 0x1000 /* Enable auto negotiation */
|
| 37 |
|
|
#define BMCR_SPEED100 0x2000 /* Select 100Mbps */
|
| 38 |
|
|
#define BMCR_LOOPBACK 0x4000 /* TXD loopback bits */
|
| 39 |
|
|
#define BMCR_RESET 0x8000 /* Reset the DP83840 */
|
| 40 |
|
|
|
| 41 |
|
|
/* Basic mode status register. */
|
| 42 |
|
|
#define BMSR_ERCAP 0x0001 /* Ext-reg capability */
|
| 43 |
|
|
#define BMSR_JCD 0x0002 /* Jabber detected */
|
| 44 |
|
|
#define BMSR_LSTATUS 0x0004 /* Link status */
|
| 45 |
|
|
#define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
|
| 46 |
|
|
#define BMSR_RFAULT 0x0010 /* Remote fault detected */
|
| 47 |
|
|
#define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
|
| 48 |
|
|
#define BMSR_RESV 0x00c0 /* Unused... */
|
| 49 |
|
|
#define BMSR_ESTATEN 0x0100 /* Extended Status in R15 */
|
| 50 |
|
|
#define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */
|
| 51 |
|
|
#define BMSR_100FULL2 0x0400 /* Can do 100BASE-T2 FDX */
|
| 52 |
|
|
#define BMSR_10HALF 0x0800 /* Can do 10mbps, half-duplex */
|
| 53 |
|
|
#define BMSR_10FULL 0x1000 /* Can do 10mbps, full-duplex */
|
| 54 |
|
|
#define BMSR_100HALF 0x2000 /* Can do 100mbps, half-duplex */
|
| 55 |
|
|
#define BMSR_100FULL 0x4000 /* Can do 100mbps, full-duplex */
|
| 56 |
|
|
#define BMSR_100BASE4 0x8000 /* Can do 100mbps, 4k packets */
|
| 57 |
|
|
|
| 58 |
|
|
/* Advertisement control register. */
|
| 59 |
|
|
#define ADVERTISE_SLCT 0x001f /* Selector bits */
|
| 60 |
|
|
#define ADVERTISE_CSMA 0x0001 /* Only selector supported */
|
| 61 |
|
|
#define ADVERTISE_10HALF 0x0020 /* Try for 10mbps half-duplex */
|
| 62 |
|
|
#define ADVERTISE_1000XFULL 0x0020 /* Try for 1000BASE-X full-duplex */
|
| 63 |
|
|
#define ADVERTISE_10FULL 0x0040 /* Try for 10mbps full-duplex */
|
| 64 |
|
|
#define ADVERTISE_1000XHALF 0x0040 /* Try for 1000BASE-X half-duplex */
|
| 65 |
|
|
#define ADVERTISE_100HALF 0x0080 /* Try for 100mbps half-duplex */
|
| 66 |
|
|
#define ADVERTISE_1000XPAUSE 0x0080 /* Try for 1000BASE-X pause */
|
| 67 |
|
|
#define ADVERTISE_100FULL 0x0100 /* Try for 100mbps full-duplex */
|
| 68 |
|
|
#define ADVERTISE_1000XPSE_ASYM 0x0100 /* Try for 1000BASE-X asym pause */
|
| 69 |
|
|
#define ADVERTISE_100BASE4 0x0200 /* Try for 100mbps 4k packets */
|
| 70 |
|
|
#define ADVERTISE_PAUSE_CAP 0x0400 /* Try for pause */
|
| 71 |
|
|
#define ADVERTISE_PAUSE_ASYM 0x0800 /* Try for asymetric pause */
|
| 72 |
|
|
#define ADVERTISE_RESV 0x1000 /* Unused... */
|
| 73 |
|
|
#define ADVERTISE_RFAULT 0x2000 /* Say we can detect faults */
|
| 74 |
|
|
#define ADVERTISE_LPACK 0x4000 /* Ack link partners response */
|
| 75 |
|
|
#define ADVERTISE_NPAGE 0x8000 /* Next page bit */
|
| 76 |
|
|
|
| 77 |
|
|
#define ADVERTISE_FULL (ADVERTISE_100FULL | ADVERTISE_10FULL | \
|
| 78 |
|
|
ADVERTISE_CSMA)
|
| 79 |
|
|
#define ADVERTISE_ALL (ADVERTISE_10HALF | ADVERTISE_10FULL | \
|
| 80 |
|
|
ADVERTISE_100HALF | ADVERTISE_100FULL)
|
| 81 |
|
|
|
| 82 |
|
|
/* Link partner ability register. */
|
| 83 |
|
|
#define LPA_SLCT 0x001f /* Same as advertise selector */
|
| 84 |
|
|
#define LPA_10HALF 0x0020 /* Can do 10mbps half-duplex */
|
| 85 |
|
|
#define LPA_1000XFULL 0x0020 /* Can do 1000BASE-X full-duplex */
|
| 86 |
|
|
#define LPA_10FULL 0x0040 /* Can do 10mbps full-duplex */
|
| 87 |
|
|
#define LPA_1000XHALF 0x0040 /* Can do 1000BASE-X half-duplex */
|
| 88 |
|
|
#define LPA_100HALF 0x0080 /* Can do 100mbps half-duplex */
|
| 89 |
|
|
#define LPA_1000XPAUSE 0x0080 /* Can do 1000BASE-X pause */
|
| 90 |
|
|
#define LPA_100FULL 0x0100 /* Can do 100mbps full-duplex */
|
| 91 |
|
|
#define LPA_1000XPAUSE_ASYM 0x0100 /* Can do 1000BASE-X pause asym*/
|
| 92 |
|
|
#define LPA_100BASE4 0x0200 /* Can do 100mbps 4k packets */
|
| 93 |
|
|
#define LPA_PAUSE_CAP 0x0400 /* Can pause */
|
| 94 |
|
|
#define LPA_PAUSE_ASYM 0x0800 /* Can pause asymetrically */
|
| 95 |
|
|
#define LPA_RESV 0x1000 /* Unused... */
|
| 96 |
|
|
#define LPA_RFAULT 0x2000 /* Link partner faulted */
|
| 97 |
|
|
#define LPA_LPACK 0x4000 /* Link partner acked us */
|
| 98 |
|
|
#define LPA_NPAGE 0x8000 /* Next page bit */
|
| 99 |
|
|
|
| 100 |
|
|
#define LPA_DUPLEX (LPA_10FULL | LPA_100FULL)
|
| 101 |
|
|
#define LPA_100 (LPA_100FULL | LPA_100HALF | LPA_100BASE4)
|
| 102 |
|
|
|
| 103 |
|
|
/* Expansion register for auto-negotiation. */
|
| 104 |
|
|
#define EXPANSION_NWAY 0x0001 /* Can do N-way auto-nego */
|
| 105 |
|
|
#define EXPANSION_LCWP 0x0002 /* Got new RX page code word */
|
| 106 |
|
|
#define EXPANSION_ENABLENPAGE 0x0004 /* This enables npage words */
|
| 107 |
|
|
#define EXPANSION_NPCAPABLE 0x0008 /* Link partner supports npage */
|
| 108 |
|
|
#define EXPANSION_MFAULTS 0x0010 /* Multiple faults detected */
|
| 109 |
|
|
#define EXPANSION_RESV 0xffe0 /* Unused... */
|
| 110 |
|
|
|
| 111 |
|
|
#define ESTATUS_1000_TFULL 0x2000 /* Can do 1000BT Full */
|
| 112 |
|
|
#define ESTATUS_1000_THALF 0x1000 /* Can do 1000BT Half */
|
| 113 |
|
|
|
| 114 |
|
|
/* N-way test register. */
|
| 115 |
|
|
#define NWAYTEST_RESV1 0x00ff /* Unused... */
|
| 116 |
|
|
#define NWAYTEST_LOOPBACK 0x0100 /* Enable loopback for N-way */
|
| 117 |
|
|
#define NWAYTEST_RESV2 0xfe00 /* Unused... */
|
| 118 |
|
|
|
| 119 |
|
|
/* 1000BASE-T Control register */
|
| 120 |
|
|
#define ADVERTISE_1000FULL 0x0200 /* Advertise 1000BASE-T full duplex */
|
| 121 |
|
|
#define ADVERTISE_1000HALF 0x0100 /* Advertise 1000BASE-T half duplex */
|
| 122 |
|
|
|
| 123 |
|
|
/* 1000BASE-T Status register */
|
| 124 |
|
|
#define LPA_1000LOCALRXOK 0x2000 /* Link partner local receiver status */
|
| 125 |
|
|
#define LPA_1000REMRXOK 0x1000 /* Link partner remote receiver status */
|
| 126 |
|
|
#define LPA_1000FULL 0x0800 /* Link partner 1000BASE-T full duplex */
|
| 127 |
|
|
#define LPA_1000HALF 0x0400 /* Link partner 1000BASE-T half duplex */
|
| 128 |
|
|
|
| 129 |
|
|
/* 1000BT control (Marvell & BCM54xx at least) */
|
| 130 |
|
|
#define MII_1000BASETCONTROL 0x09
|
| 131 |
|
|
#define MII_1000BASETCONTROL_FULLDUPLEXCAP 0x0200
|
| 132 |
|
|
#define MII_1000BASETCONTROL_HALFDUPLEXCAP 0x0100
|
| 133 |
|
|
|
| 134 |
|
|
/* Marvell 88E1011 PHY control */
|
| 135 |
|
|
#define MII_M1011_PHY_SPEC_CONTROL 0x10
|
| 136 |
|
|
#define MII_M1011_PHY_SPEC_CONTROL_MANUAL_MDIX 0x20
|
| 137 |
|
|
#define MII_M1011_PHY_SPEC_CONTROL_AUTO_MDIX 0x40
|
| 138 |
|
|
|
| 139 |
|
|
/* Marvell 88E1011 PHY status */
|
| 140 |
|
|
#define MII_M1011_PHY_SPEC_STATUS 0x11
|
| 141 |
|
|
#define MII_M1011_PHY_SPEC_STATUS_1000 0x8000
|
| 142 |
|
|
#define MII_M1011_PHY_SPEC_STATUS_100 0x4000
|
| 143 |
|
|
#define MII_M1011_PHY_SPEC_STATUS_SPD_MASK 0xc000
|
| 144 |
|
|
#define MII_M1011_PHY_SPEC_STATUS_FULLDUPLEX 0x2000
|
| 145 |
|
|
#define MII_M1011_PHY_SPEC_STATUS_RESOLVED 0x0800
|
| 146 |
|
|
#define MII_M1011_PHY_SPEC_STATUS_TX_PAUSE 0x0008
|
| 147 |
|
|
#define MII_M1011_PHY_SPEC_STATUS_RX_PAUSE 0x0004
|
| 148 |
|
|
|
| 149 |
|
|
#endif
|
