OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [drivers/] [or1200/] [mmu.S] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 349 julius
#include "spr-defs.h"
2
 
3
        /* MMU enable functions */
4 373 julius
.global lo_dmmu_en
5
lo_dmmu_en:
6 349 julius
        l.mfspr r3,r0,SPR_SR
7
        l.ori   r3,r3,SPR_SR_DME
8
        l.mtspr r0,r3,SPR_ESR_BASE
9
        l.mtspr r0,r9,SPR_EPCR_BASE
10
        l.rfe
11
        l.nop
12
 
13 373 julius
.global lo_immu_en
14
lo_immu_en:
15 349 julius
        l.mfspr r3,r0,SPR_SR
16
        l.ori   r3,r3,SPR_SR_IME
17
        l.mtspr r0,r3,SPR_ESR_BASE
18
        l.mtspr r0,r9,SPR_EPCR_BASE
19
        l.rfe
20
        l.nop
21
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.