OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [ethmac/] [sim/] [Makefile] - Blame information for rev 44

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 44 julius
include ../support/Makefile.inc
2
 
3
 
4
# We use our own except here, containing interrupt handler vector
5
common = except.o ../support/libsupport.a
6
 
7
 
8
all: eth-basic eth-int
9
 
10
eth-basic: eth-basic.o ../support/reset-nocache.o $(common)
11
        $(OR32_TOOL_PREFIX)-gcc $(GCC_OPT) -T ../support/orp.ld $? -o $@.or32 $(GCC_LIB_OPTS)
12
        $(OR32_TOOL_PREFIX)-objcopy  -O binary $@.or32 $@.bin
13
        ../utils/bin2hex $@.bin 1 -size_word > $@$(FLASH_MEM_HEX_FILE_SUFFIX).hex
14
        ../utils/bin2vmem $@.bin > $@.vmem
15
 
16
eth-int: eth-int.o ../support/reset-nocache.o $(common)
17
        $(OR32_TOOL_PREFIX)-gcc $(GCC_OPT) -T ../support/orp.ld $? -o $@.or32 $(GCC_LIB_OPTS)
18
        $(OR32_TOOL_PREFIX)-objcopy  -O binary $@.or32 $@.bin
19
        ../utils/bin2hex $@.bin 1 -size_word > $@$(FLASH_MEM_HEX_FILE_SUFFIX).hex
20
        ../utils/bin2vmem $@.bin > $@.vmem
21
 
22
 
23
%.o: %.c
24
        $(OR32_TOOL_PREFIX)-gcc -DRTLSIM -I ../support $(GCC_OPT) -O2 -g -c -Wall $< -o $@
25
 
26
%.o: %.S
27
        $(OR32_TOOL_PREFIX)-gcc -DRTLSIM -I ../support $(GCC_OPT) -O2 -g -c -Wall $< -o $@

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.