OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [doc/] [html/] [ref/] [edb7xxx.html] - Blame information for rev 510

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 28 unneback 
<!-- Copyright (C) 2003 Red Hat, Inc.                                -->
2 
<!-- This material may be distributed only subject to the terms      -->
3 
<!-- and conditions set forth in the Open Publication License, v1.0  -->
4 
<!-- or later (the latest version is presently available at          -->
5 
<!-- http://www.opencontent.org/openpub/).                           -->
6 
<!-- Distribution of the work or derivative of the work in any       -->
7 
<!-- standard (paper) book form is prohibited unless prior           -->
8 
<!-- permission is obtained from the copyright holder.               -->
9 
<HTML
10 
><HEAD
11 
><TITLE
12 
>ARM/ARM7 Cirrus Logic EP7xxx (EDB7211, EDB7212, EDB7312) </TITLE
13 
><meta name="MSSmartTagsPreventParsing" content="TRUE">
14 
<META
15 
NAME="GENERATOR"
16 
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
17 
"><LINK
18 
REL="HOME"
19 
TITLE="eCos Reference Manual"
20 
HREF="ecos-ref.html"><LINK
21 
REL="UP"
22 
TITLE="Installation and Testing"
23 
HREF="installation-and-testing.html"><LINK
24 
REL="PREVIOUS"
25 
TITLE="ARM/ARM7 Atmel AT91 Evaluation Board (EB40)"
26 
HREF="at91.html"><LINK
27 
REL="NEXT"
28 
TITLE="ARM/ARM9 Agilent AAED2000"
29 
HREF="aaed2000.html"></HEAD
30 
><BODY
31 
CLASS="SECT1"
32 
BGCOLOR="#FFFFFF"
33 
TEXT="#000000"
34 
LINK="#0000FF"
35 
VLINK="#840084"
36 
ALINK="#0000FF"
37 
><DIV
38 
CLASS="NAVHEADER"
39 
><TABLE
40 
SUMMARY="Header navigation table"
41 
WIDTH="100%"
42 
BORDER="0"
43 
CELLPADDING="0"
44 
CELLSPACING="0"
45 
><TR
46 
><TH
47 
COLSPAN="3"
48 
ALIGN="center"
49 
>eCos Reference Manual</TH
50 
></TR
51 
><TR
52 
><TD
53 
WIDTH="10%"
54 
ALIGN="left"
55 
VALIGN="bottom"
56 
><A
57 
HREF="at91.html"
58 
ACCESSKEY="P"
59 
>Prev</A
60 
></TD
61 
><TD
62 
WIDTH="80%"
63 
ALIGN="center"
64 
VALIGN="bottom"
65 
>Chapter 5. Installation and Testing</TD
66 
><TD
67 
WIDTH="10%"
68 
ALIGN="right"
69 
VALIGN="bottom"
70 
><A
71 
HREF="aaed2000.html"
72 
ACCESSKEY="N"
73 
>Next</A
74 
></TD
75 
></TR
76 
></TABLE
77 
><HR
78 
ALIGN="LEFT"
79 
WIDTH="100%"></DIV
80 
><DIV
81 
CLASS="SECT1"
82 
><H1
83 
CLASS="SECT1"
84 
><A
85 
NAME="EDB7XXX">ARM/ARM7 Cirrus Logic EP7xxx (EDB7211, EDB7212, EDB7312)</H1
86 
><DIV
87 
CLASS="SECT2"
88 
><H2
89 
CLASS="SECT2"
90 
><A
91 
NAME="AEN5321">Overview</H2
92 
><P
93 
>RedBoot supports both serial ports on the board and
94 
the ethernet port. The default serial port settings are 38400,8,N,1. RedBoot
95 
also supports flash management on the EDB7xxx for the NOR flash
96 
only.</P
97 
><P
98 
>The following RedBoot configurations are supported:
99 
 
100 
      <DIV
101 
CLASS="INFORMALTABLE"
102 
><A
103 
NAME="AEN5331"><P
104 
></P
105 
><TABLE
106 
BORDER="1"
107 
CLASS="CALSTABLE"
108 
><THEAD
109 
><TR
110 
><TH
111 
ALIGN="LEFT"
112 
VALIGN="TOP"
113 
>Configuration</TH
114 
><TH
115 
ALIGN="LEFT"
116 
VALIGN="TOP"
117 
>Mode</TH
118 
><TH
119 
ALIGN="LEFT"
120 
VALIGN="TOP"
121 
>Description</TH
122 
><TH
123 
ALIGN="LEFT"
124 
VALIGN="TOP"
125 
>File</TH
126 
></TR
127 
></THEAD
128 
><TBODY
129 
><TR
130 
><TD
131 
ALIGN="LEFT"
132 
VALIGN="TOP"
133 
>ROM</TD
134 
><TD
135 
ALIGN="LEFT"
136 
VALIGN="TOP"
137 
>[ROM]</TD
138 
><TD
139 
ALIGN="LEFT"
140 
VALIGN="TOP"
141 
>RedBoot running from the board's flash boot
142 
              sector.</TD
143 
><TD
144 
ALIGN="LEFT"
145 
VALIGN="TOP"
146 
>redboot_ROM.ecm</TD
147 
></TR
148 
><TR
149 
><TD
150 
ALIGN="LEFT"
151 
VALIGN="TOP"
152 
>RAM</TD
153 
><TD
154 
ALIGN="LEFT"
155 
VALIGN="TOP"
156 
>[RAM]</TD
157 
><TD
158 
ALIGN="LEFT"
159 
VALIGN="TOP"
160 
>RedBoot running from RAM with RedBoot in the
161 
              flash boot sector.</TD
162 
><TD
163 
ALIGN="LEFT"
164 
VALIGN="TOP"
165 
>redboot_RAM.ecm</TD
166 
></TR
167 
><TR
168 
><TD
169 
ALIGN="LEFT"
170 
VALIGN="TOP"
171 
>ROMRAM</TD
172 
><TD
173 
ALIGN="LEFT"
174 
VALIGN="TOP"
175 
>[ROMRAM]</TD
176 
><TD
177 
ALIGN="LEFT"
178 
VALIGN="TOP"
179 
>RedBoot running from RAM, but contained in the
180 
              board's flash boot sector (EDB7312 only).</TD
181 
><TD
182 
ALIGN="LEFT"
183 
VALIGN="TOP"
184 
>redboot_ROMRAM.ecm</TD
185 
></TR
186 
></TBODY
187 
></TABLE
188 
><P
189 
></P
190 
></DIV
191 
></P
192 
></DIV
193 
><DIV
194 
CLASS="SECT2"
195 
><H2
196 
CLASS="SECT2"
197 
><A
198 
NAME="AEN5355">Initial Installation Method</H2
199 
><P
200 
>A Windows or Linux utility is used to program flash using serial port
201 
#1 via on-chip programming firmware. See board documentation for details on
202 
in situ flash programming. </P
203 
></DIV
204 
><DIV
205 
CLASS="SECT2"
206 
><H2
207 
CLASS="SECT2"
208 
><A
209 
NAME="AEN5358">Special RedBoot Commands</H2
210 
><P
211 
>None.</P
212 
></DIV
213 
><DIV
214 
CLASS="SECT2"
215 
><H2
216 
CLASS="SECT2"
217 
><A
218 
NAME="AEN5361">Memory Maps</H2
219 
><P
220 
>The MMU page tables and LCD display buffer, if enabled, are located
221 
at the end of DRAM. <DIV
222 
CLASS="NOTE"
223 
><BLOCKQUOTE
224 
CLASS="NOTE"
225 
><P
226 
><B
227 
>NOTE: </B
228 
>The virtual memory maps in this section use a C and B column to indicate
229 
whether or not the region is cached (C) or buffered (B).</P
230 
></BLOCKQUOTE
231 
></DIV
232 
><TABLE
233 
BORDER="5"
234 
BGCOLOR="#E0E0F0"
235 
WIDTH="70%"
236 
><TR
237 
><TD
238 
><PRE
239 
CLASS="PROGRAMLISTING"
240 
>Physical Address Range     Description
241 
-----------------------    ----------------------------------
242 
0x00000000 - 0x01ffffff    NOR Flash (EDB7211, EDB7212)
243 
0x00000000 - 0x00ffffff    NOR Flash (EDB7312)
244 
0x10000000 - 0x11ffffff    NAND Flash
245 
0x20000000 - 0x2fffffff    Expansion 2
246 
0x30000000 - 0x3fffffff    Expansion 3
247 
0x40000000 - 0x4fffffff    PCMCIA 0
248 
0x50000000 - 0x5fffffff    PCMCIA 1
249 
0x60000000 - 0x600007ff    On-chip SRAM
250 
0x80000000 - 0x8fffffff    I/O registers
251 
0xc0000000 - 0xc1ffffff    DRAM (EDB7211, EDB7212)
252 
0xc0000000 - 0xc0ffffff    DRAM (EDB7312)
253 
 
254 
Virtual Address Range    C B  Description
255 
-----------------------  - -  ----------------------------------
256 
0x00000000 - 0x01ffffff  Y Y  DRAM
257 
0x00000000 - 0x00fcffff  Y Y  DRAM (EDB7312)
258 
0x20000000 - 0x2fffffff  N N  Expansion 2
259 
0x30000000 - 0x3fffffff  N N  Expansion 3
260 
0x40000000 - 0x4fffffff  N N  PCMCIA 0
261 
0x50000000 - 0x5fffffff  N N  PCMCIA 1
262 
0x60000000 - 0x600007ff  Y Y  On-chip SRAM
263 
0x80000000 - 0x8fffffff  N N  I/O registers
264 
0xc0000000 - 0xc001ffff  N Y  LCD buffer (if configured)
265 
0xe0000000 - 0xe1ffffff  Y Y  NOR Flash (EDB7211, EDB7212)
266 
0xe0000000 - 0xe0ffffff  Y Y  NOR Flash (EDB7312)
267 
0xf0000000 - 0xf1ffffff  Y Y  NAND Flash
268 
 
269 
The flash based RedBoot image occupies virtual addresses 0xe0000000 - 0xe003ffff.</PRE
270 
></TD
271 
></TR
272 
></TABLE
273 
></P
274 
></DIV
275 
><DIV
276 
CLASS="SECT2"
277 
><H2
278 
CLASS="SECT2"
279 
><A
280 
NAME="AEN5368">Platform Resource Usage</H2
281 
><P
282 
>The EP7xxx timer #2 is used as a polled timer to provide timeout support
283 
for network and XModem file transfers.</P
284 
></DIV
285 
><DIV
286 
CLASS="SECT2"
287 
><H2
288 
CLASS="SECT2"
289 
><A
290 
NAME="AEN5371">Rebuilding RedBoot</H2
291 
><P
292 
>These shell variables provide the platform-specific information
293 
needed for building RedBoot according to the procedure described in
294 
<A
295 
HREF="rebuilding-redboot.html"
296 
>Chapter 3</A
297 
>:
298 
<TABLE
299 
BORDER="5"
300 
BGCOLOR="#E0E0F0"
301 
WIDTH="70%"
302 
><TR
303 
><TD
304 
><PRE
305 
CLASS="PROGRAMLISTING"
306 
>export TARGET=edb7211
307 
export TARGET=edb7212
308 
export TARGET=edb7312
309 
export ARCH_DIR=arm
310 
export PLATFORM_DIR=edb7xxx</PRE
311 
></TD
312 
></TR
313 
></TABLE
314 
>
315 
 
316 
Use one of the TARGET settings only.</P
317 
><P
318 
>The names of configuration files are listed above with the
319 
description of the associated modes.</P
320 
></DIV
321 
></DIV
322 
><DIV
323 
CLASS="NAVFOOTER"
324 
><HR
325 
ALIGN="LEFT"
326 
WIDTH="100%"><TABLE
327 
SUMMARY="Footer navigation table"
328 
WIDTH="100%"
329 
BORDER="0"
330 
CELLPADDING="0"
331 
CELLSPACING="0"
332 
><TR
333 
><TD
334 
WIDTH="33%"
335 
ALIGN="left"
336 
VALIGN="top"
337 
><A
338 
HREF="at91.html"
339 
ACCESSKEY="P"
340 
>Prev</A
341 
></TD
342 
><TD
343 
WIDTH="34%"
344 
ALIGN="center"
345 
VALIGN="top"
346 
><A
347 
HREF="ecos-ref.html"
348 
ACCESSKEY="H"
349 
>Home</A
350 
></TD
351 
><TD
352 
WIDTH="33%"
353 
ALIGN="right"
354 
VALIGN="top"
355 
><A
356 
HREF="aaed2000.html"
357 
ACCESSKEY="N"
358 
>Next</A
359 
></TD
360 
></TR
361 
><TR
362 
><TD
363 
WIDTH="33%"
364 
ALIGN="left"
365 
VALIGN="top"
366 
>ARM/ARM7 Atmel AT91 Evaluation Board (EB40)</TD
367 
><TD
368 
WIDTH="34%"
369 
ALIGN="center"
370 
VALIGN="top"
371 
><A
372 
HREF="installation-and-testing.html"
373 
ACCESSKEY="U"
374 
>Up</A
375 
></TD
376 
><TD
377 
WIDTH="33%"
378 
ALIGN="right"
379 
VALIGN="top"
380 
>ARM/ARM9 Agilent AAED2000</TD
381 
></TR
382 
></TABLE
383 
></DIV
384 
></BODY
385 
></HTML
386 
>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.