OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [doc/] [html/] [ref/] [hs7729pci.html] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 28 unneback
<!-- Copyright (C) 2003 Red Hat, Inc.                                -->
2
<!-- This material may be distributed only subject to the terms      -->
3
<!-- and conditions set forth in the Open Publication License, v1.0  -->
4
<!-- or later (the latest version is presently available at          -->
5
<!-- http://www.opencontent.org/openpub/).                           -->
6
<!-- Distribution of the work or derivative of the work in any       -->
7
<!-- standard (paper) book form is prohibited unless prior           -->
8
<!-- permission is obtained from the copyright holder.               -->
9
<HTML
10
><HEAD
11
><TITLE
12
>SuperH/SH3(SH7729) Hitachi HS7729PCI</TITLE
13
><meta name="MSSmartTagsPreventParsing" content="TRUE">
14
<META
15
NAME="GENERATOR"
16
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
17
"><LINK
18
REL="HOME"
19
TITLE="eCos Reference Manual"
20
HREF="ecos-ref.html"><LINK
21
REL="UP"
22
TITLE="Installation and Testing"
23
HREF="installation-and-testing.html"><LINK
24
REL="PREVIOUS"
25
TITLE="SuperH/SH3(SH7709) Hitachi Solution Engine 7709"
26
HREF="se7709.html"><LINK
27
REL="NEXT"
28
TITLE="SuperH/SH3(SH77X9) Hitachi Solution Engine 77X9"
29
HREF="se77x9.html"></HEAD
30
><BODY
31
CLASS="SECT1"
32
BGCOLOR="#FFFFFF"
33
TEXT="#000000"
34
LINK="#0000FF"
35
VLINK="#840084"
36
ALINK="#0000FF"
37
><DIV
38
CLASS="NAVHEADER"
39
><TABLE
40
SUMMARY="Header navigation table"
41
WIDTH="100%"
42
BORDER="0"
43
CELLPADDING="0"
44
CELLSPACING="0"
45
><TR
46
><TH
47
COLSPAN="3"
48
ALIGN="center"
49
>eCos Reference Manual</TH
50
></TR
51
><TR
52
><TD
53
WIDTH="10%"
54
ALIGN="left"
55
VALIGN="bottom"
56
><A
57
HREF="se7709.html"
58
ACCESSKEY="P"
59
>Prev</A
60
></TD
61
><TD
62
WIDTH="80%"
63
ALIGN="center"
64
VALIGN="bottom"
65
>Chapter 5. Installation and Testing</TD
66
><TD
67
WIDTH="10%"
68
ALIGN="right"
69
VALIGN="bottom"
70
><A
71
HREF="se77x9.html"
72
ACCESSKEY="N"
73
>Next</A
74
></TD
75
></TR
76
></TABLE
77
><HR
78
ALIGN="LEFT"
79
WIDTH="100%"></DIV
80
><DIV
81
CLASS="SECT1"
82
><H1
83
CLASS="SECT1"
84
><A
85
NAME="HS7729PCI">SuperH/SH3(SH7729) Hitachi HS7729PCI</H1
86
><DIV
87
CLASS="SECT2"
88
><H2
89
CLASS="SECT2"
90
><A
91
NAME="AEN7363">Overview</H2
92
><P
93
>RedBoot uses
94
the COM1 and COM2 serial ports (and the debug port on the
95
motherboard).
96
The default serial port settings are 38400,8,N,1.
97
Ethernet is also supported using a D-Link DFE-530TX PCI plugin
98
card. Management of onboard flash is also supported. </P
99
><P
100
>The following RedBoot configurations are supported:
101
 
102
      <DIV
103
CLASS="INFORMALTABLE"
104
><A
105
NAME="AEN7373"><P
106
></P
107
><TABLE
108
BORDER="1"
109
CLASS="CALSTABLE"
110
><THEAD
111
><TR
112
><TH
113
ALIGN="LEFT"
114
VALIGN="TOP"
115
>Configuration</TH
116
><TH
117
ALIGN="LEFT"
118
VALIGN="TOP"
119
>Mode</TH
120
><TH
121
ALIGN="LEFT"
122
VALIGN="TOP"
123
>Description</TH
124
><TH
125
ALIGN="LEFT"
126
VALIGN="TOP"
127
>File</TH
128
></TR
129
></THEAD
130
><TBODY
131
><TR
132
><TD
133
ALIGN="LEFT"
134
VALIGN="TOP"
135
>ROM</TD
136
><TD
137
ALIGN="LEFT"
138
VALIGN="TOP"
139
>[ROM]</TD
140
><TD
141
ALIGN="LEFT"
142
VALIGN="TOP"
143
>RedBoot running from the board's flash boot
144
              sector.</TD
145
><TD
146
ALIGN="LEFT"
147
VALIGN="TOP"
148
>redboot_ROM.ecm</TD
149
></TR
150
><TR
151
><TD
152
ALIGN="LEFT"
153
VALIGN="TOP"
154
>RAM</TD
155
><TD
156
ALIGN="LEFT"
157
VALIGN="TOP"
158
>[RAM]</TD
159
><TD
160
ALIGN="LEFT"
161
VALIGN="TOP"
162
>RedBoot running from RAM with RedBoot in the
163
              flash boot sector.</TD
164
><TD
165
ALIGN="LEFT"
166
VALIGN="TOP"
167
>redboot_RAM.ecm</TD
168
></TR
169
></TBODY
170
></TABLE
171
><P
172
></P
173
></DIV
174
></P
175
></DIV
176
><DIV
177
CLASS="SECT2"
178
><H2
179
CLASS="SECT2"
180
><A
181
NAME="AEN7392">Initial Installation Method</H2
182
><P
183
>A ROM mode RedBoot image must be programmed
184
into the two EPROMs. Two files with a split version of the ROM mode
185
image is
186
provided: it is also possible to recreate these from the
187
<TT
188
CLASS="FILENAME"
189
>redboot.bin</TT
190
>
191
file, but requires the <SPAN
192
CLASS="APPLICATION"
193
>split_word.c</SPAN
194
> program in
195
<TT
196
CLASS="FILENAME"
197
>hal/sh/hs7729pci/<TT
198
CLASS="REPLACEABLE"
199
><I
200
>VERSION</I
201
></TT
202
>/misc</TT
203
>
204
to be built and executed with the <TT
205
CLASS="FILENAME"
206
>redboot.bin</TT
207
>
208
filename as sole argument.</P
209
><P
210
>After doing this it is advised that another ROM mode image of
211
RedBoot is programmed into the on-board flash, and that copy be used
212
for booting the board. This allows for software programmed updates of
213
RedBoot instead of having to reprogram the EPROMs.</P
214
><P
215
></P
216
><OL
217
TYPE="1"
218
><LI
219
><P
220
>Program the EPROMs with RedBoot. The .lo image should
221
go in socket M1 and the .hi image in socket M2.</P
222
></LI
223
><LI
224
><P
225
>Set switch SW1-6 to ON [boot from EPROM]</P
226
></LI
227
><LI
228
><P
229
>Follow the instructions under Flash management for
230
updating the flash copy of RedBoot, but force the flash destination
231
address with
232
<TABLE
233
BORDER="5"
234
BGCOLOR="#E0E0F0"
235
WIDTH="70%"
236
><TR
237
><TD
238
><PRE
239
CLASS="SCREEN"
240
><TT
241
CLASS="USERINPUT"
242
><B
243
>-f 0x80400000</B
244
></TT
245
></PRE
246
></TD
247
></TR
248
></TABLE
249
> due to setting of
250
the SW1-6 switch.</P
251
></LI
252
><LI
253
><P
254
>Set switch SW1-6 to OFF [boot from flash] and reboot the board. You
255
should now see the RedBoot banner. At this time you may want to issue
256
the command <B
257
CLASS="COMMAND"
258
>fis init</B
259
> to initialize
260
the flash table with the correct addresses.</P
261
></LI
262
></OL
263
></DIV
264
><DIV
265
CLASS="SECT2"
266
><H2
267
CLASS="SECT2"
268
><A
269
NAME="AEN7413">Special RedBoot Commands</H2
270
><P
271
>The <B
272
CLASS="COMMAND"
273
>exec</B
274
> command which allows the loading
275
and execution of Linux kernels
276
is supported for this board (see <A
277
HREF="executing-programs.html"
278
>the Section called <I
279
>Executing Programs from RedBoot</I
280
> in Chapter 2</A
281
>). The <B
282
CLASS="COMMAND"
283
>exec</B
284
> parameters used for the HS7729PCI are:</P
285
><P
286
></P
287
><DIV
288
CLASS="VARIABLELIST"
289
><DL
290
><DT
291
>-b <TT
292
CLASS="REPLACEABLE"
293
><I
294
>&lt;addr&#62;</I
295
></TT
296
></DT
297
><DD
298
><P
299
>Parameter block address. This is normally the first
300
page of the kernel image and defaults to 0x8c101000</P
301
></DD
302
><DT
303
>-i <TT
304
CLASS="REPLACEABLE"
305
><I
306
>&lt;addr&#62;</I
307
></TT
308
></DT
309
><DD
310
><P
311
>Start address of initrd
312
image</P
313
></DD
314
><DT
315
>-j <TT
316
CLASS="REPLACEABLE"
317
><I
318
>&lt;size&#62;</I
319
></TT
320
></DT
321
><DD
322
><P
323
>Size of initrd image</P
324
></DD
325
><DT
326
>-c <TT
327
CLASS="REPLACEABLE"
328
><I
329
>"args"</I
330
></TT
331
></DT
332
><DD
333
><P
334
>Kernel arguments string</P
335
></DD
336
><DT
337
>-m <TT
338
CLASS="REPLACEABLE"
339
><I
340
>&lt;flags&#62;</I
341
></TT
342
></DT
343
><DD
344
><P
345
>Mount rdonly flags. If set to a non-zero value the
346
root partition will be mounted read-only.</P
347
></DD
348
><DT
349
>-f <TT
350
CLASS="REPLACEABLE"
351
><I
352
>&lt;flags&#62;</I
353
></TT
354
></DT
355
><DD
356
><P
357
>RAM disk flags. Should normally be 0x4000</P
358
></DD
359
><DT
360
>-r <TT
361
CLASS="REPLACEABLE"
362
><I
363
>&lt;device number&#62;</I
364
></TT
365
></DT
366
><DD
367
><P
368
>Root device specification. /dev/ram is 0x0101</P
369
></DD
370
><DT
371
>-l <TT
372
CLASS="REPLACEABLE"
373
><I
374
>&lt;type&#62;</I
375
></TT
376
></DT
377
><DD
378
><P
379
>Loader type</P
380
></DD
381
></DL
382
></DIV
383
><P
384
>Finally the kernel entry address can be specified as an optional
385
argument. The default is 0x8c102000</P
386
><P
387
>On the HS7729PCI, Linux expects to be loaded at address 0x8c101000 with
388
the entry point at 0x8c102000. This is configurable in the kernel
389
using the CONFIG_MEMORY_START option.</P
390
></DIV
391
><DIV
392
CLASS="SECT2"
393
><H2
394
CLASS="SECT2"
395
><A
396
NAME="AEN7462">Memory Maps</H2
397
><P
398
>RedBoot sets up the following memory map on the HS7729PCI board.<TABLE
399
BORDER="5"
400
BGCOLOR="#E0E0F0"
401
WIDTH="70%"
402
><TR
403
><TD
404
><PRE
405
CLASS="PROGRAMLISTING"
406
>Physical Address Range  Description
407
----------------------- -----------
408
0x80000000 - 0x803fffff Flash (MBM29LV160)
409
0x80400000 - 0x807fffff EPROM (M27C800)
410
0x82000000 - 0x82ffffff SRAM
411
0x89000000 - 0x89ffffff SRAM
412
0x8c000000 - 0x8fffffff SDRAM
413
0xa8000000 - 0xa800ffff SuperIO (FDC37C935A)
414
0xa8400000 - 0xa87fffff USB function (ML60851C)
415
0xa8800000 - 0xa8bfffff USB host (SL11HT)
416
0xa8c00000 - 0xa8c3ffff Switches
417
0xa8c40000 - 0xa8c7ffff LEDs
418
0xa8c80000 - 0xa8cfffff Interrupt controller
419
0xb0000000 - 0xb3ffffff PCI (SD0001)
420
0xb8000000 - 0xbbffffff PCMCIA (MaruBun)</PRE
421
></TD
422
></TR
423
></TABLE
424
></P
425
></DIV
426
><DIV
427
CLASS="SECT2"
428
><H2
429
CLASS="SECT2"
430
><A
431
NAME="AEN7466">Rebuilding RedBoot</H2
432
><P
433
>These shell variables provide the platform-specific information
434
needed for building RedBoot according to the procedure described in
435
<A
436
HREF="rebuilding-redboot.html"
437
>Chapter 3</A
438
>:
439
<TABLE
440
BORDER="5"
441
BGCOLOR="#E0E0F0"
442
WIDTH="70%"
443
><TR
444
><TD
445
><PRE
446
CLASS="PROGRAMLISTING"
447
>export TARGET=hs7729pci
448
export ARCH_DIR=sh
449
export PLATFORM_DIR=hs7729pci</PRE
450
></TD
451
></TR
452
></TABLE
453
></P
454
><P
455
>The names of configuration files are listed above with the
456
description of the associated modes.</P
457
></DIV
458
></DIV
459
><DIV
460
CLASS="NAVFOOTER"
461
><HR
462
ALIGN="LEFT"
463
WIDTH="100%"><TABLE
464
SUMMARY="Footer navigation table"
465
WIDTH="100%"
466
BORDER="0"
467
CELLPADDING="0"
468
CELLSPACING="0"
469
><TR
470
><TD
471
WIDTH="33%"
472
ALIGN="left"
473
VALIGN="top"
474
><A
475
HREF="se7709.html"
476
ACCESSKEY="P"
477
>Prev</A
478
></TD
479
><TD
480
WIDTH="34%"
481
ALIGN="center"
482
VALIGN="top"
483
><A
484
HREF="ecos-ref.html"
485
ACCESSKEY="H"
486
>Home</A
487
></TD
488
><TD
489
WIDTH="33%"
490
ALIGN="right"
491
VALIGN="top"
492
><A
493
HREF="se77x9.html"
494
ACCESSKEY="N"
495
>Next</A
496
></TD
497
></TR
498
><TR
499
><TD
500
WIDTH="33%"
501
ALIGN="left"
502
VALIGN="top"
503
>SuperH/SH3(SH7709) Hitachi Solution Engine 7709</TD
504
><TD
505
WIDTH="34%"
506
ALIGN="center"
507
VALIGN="top"
508
><A
509
HREF="installation-and-testing.html"
510
ACCESSKEY="U"
511
>Up</A
512
></TD
513
><TD
514
WIDTH="33%"
515
ALIGN="right"
516
VALIGN="top"
517
>SuperH/SH3(SH77X9) Hitachi Solution Engine 77X9</TD
518
></TR
519
></TABLE
520
></DIV
521
></BODY
522
></HTML
523
>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.